XC3S1000-4FG676C

Manufacturer Part NumberXC3S1000-4FG676C
DescriptionFPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
ManufacturerXilinx Inc
XC3S1000-4FG676C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of XC3S1000-4FG676C

Package676FBGAFamily NameSpartan®-3
Device Logic Units17280Device System Gates1000000
Maximum Internal Frequency630 MHzTypical Operating Supply Voltage1.2 V
Maximum Number Of User I/os391Ram Bits442368
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
Page 13/217

Download datasheet (6Mb)Embed
PrevNext
R
T
T1
D
CE
CK
SR
TCE
D
T2
CE
CK
SR
O1
D
CE
OTCLK1
CK
SR
OCE
D
O2
CE
OTCLK2
CK
SR
I
IQ1
D
CE
ICLK1
CK
SR
ICE
IQ2
D
CE
ICLK2
CK
SR
SR
REV
Note: All IOB signals originating from the FPGA's internal logic have an optional polarity inverter.
DS099-2 (v2.5) December 4, 2009
Product Specification
Spartan-3 FPGA Family: Functional Description
TFF1
Q
REV
DDR
MUX
Q
TFF2
REV
Three-state Path
OFF1
Q
REV
DDR
MUX
Program-
Q
mable
Output
OFF2
Driver
REV
Output Path
Fixed
Delay
Q
Fixed
IFF1
Delay
REV
Q
IFF2
REV
Input Path
Figure 5: Simplified IOB Diagram
www.xilinx.com
V
Pull-Up
ESD
Pull-
ESD
Down
DCI
Keeper
Latch
LVCMOS, LVTTL, PCI
Single-ended Standards
using V REF
V
Pin
Differential Standards
I/O Pin
from
Adjacent
IOB
DS099-2_01_112905
CCO
I/O
Pin
REF
13