XC3S1000-4FG676C | |
|---|---|
| Manufacturer Part Number | XC3S1000-4FG676C |
| Description | FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA |
| Manufacturer | Xilinx Inc |
| XC3S1000-4FG676C datasheets |
|
Availability: In stock
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of XC3S1000-4FG676C | |||
|---|---|---|---|
| Package | 676FBGA | Family Name | Spartan®-3 |
| Device Logic Units | 17280 | Device System Gates | 1000000 |
| Maximum Internal Frequency | 630 MHz | Typical Operating Supply Voltage | 1.2 V |
| Maximum Number Of User I/os | 391 | Ram Bits | 442368 |
PrevNext
R
T
T1
D
CE
CK
SR
TCE
D
T2
CE
CK
SR
O1
D
CE
OTCLK1
CK
SR
OCE
D
O2
CE
OTCLK2
CK
SR
I
IQ1
D
CE
ICLK1
CK
SR
ICE
IQ2
D
CE
ICLK2
CK
SR
SR
REV
Note: All IOB signals originating from the FPGA's internal logic have an optional polarity inverter.
DS099-2 (v2.5) December 4, 2009
Product Specification
Spartan-3 FPGA Family: Functional Description
TFF1
Q
REV
DDR
MUX
Q
TFF2
REV
Three-state Path
OFF1
Q
REV
DDR
MUX
Program-
Q
mable
Output
OFF2
Driver
REV
Output Path
Fixed
Delay
Q
Fixed
IFF1
Delay
REV
Q
IFF2
REV
Input Path
Figure 5: Simplified IOB Diagram
www.xilinx.com
V
Pull-Up
ESD
Pull-
ESD
Down
DCI
Keeper
Latch
LVCMOS, LVTTL, PCI
Single-ended Standards
using V REF
V
Pin
Differential Standards
I/O Pin
from
Adjacent
IOB
DS099-2_01_112905
CCO
I/O
Pin
REF
13
Related parts for XC3S1000-4FG676C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
SPARTAN-3A FPGA 1M STD 256-FTBGA | Xilinx Inc | |
|
|
SPARTAN-3A FPGA 1M STD 456-FBGA | Xilinx Inc |
|
|
|
IC SPARTAN-3E FPGA 100K 144-TQFP | Xilinx Inc |
|
|
|
IC FPGA SPARTAN-3E 100K 144-TQFP | Xilinx Inc |
|
|
|
SPARTAN-3A FPGA 1M STD 676-FBGA | Xilinx Inc |
|
|
|
IC FPGA SPARTAN 3 256FTBGA | Xilinx Inc |
|
|
|
SEMI CONDUCTOR | Xilinx Inc |
|
|
|
FIELD PROGRAMMABLE GATE ARRAY | Xilinx Inc |
|
|
|
FIELD PROGRAMMER | Xilinx Inc |
|
|
|
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA | Xilinx Inc |
|
|
|
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA | Xilinx Inc |
|
|
|
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA | Xilinx Inc |
|
|
|
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA | Xilinx Inc |
|
|
|
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA | Xilinx Inc |
|
|
|
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP | Xilinx Inc |
|
