XC3S1000-4FG676C

Manufacturer Part NumberXC3S1000-4FG676C
DescriptionFPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
ManufacturerXilinx Inc
XC3S1000-4FG676C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of XC3S1000-4FG676C

Package676FBGAFamily NameSpartan®-3
Device Logic Units17280Device System Gates1000000
Maximum Internal Frequency630 MHzTypical Operating Supply Voltage1.2 V
Maximum Number Of User I/os391Ram Bits442368
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
Page 49/217

Download datasheet (6Mb)Embed
PrevNext
R
Notes:
1.
There are two ways to use the DONE line. First, one may set the BitGen option DriveDone to "Yes"
only for the last FPGA to be configured in the chain shown above (or for the single FPGA as may be
the case). This enables the DONE pin to drive High; thus, no pull-up resistor is necessary. DriveDone
is set to "No" for the remaining FPGAs in the chain. Second, DriveDone can be set to "No" for all
FPGAs. Then all DONE lines are open-drain and require the pull-up resistor shown in grey. In most
cases, a value between 3.3KΩ to 4.7KΩ is sufficient. However, when using DONE synchronously
with a long chain of FPGAs, cumulative capacitance may necessitate lower resistor values (e.g.
down to 330Ω) in order to ensure a rise time within one clock cycle.
Figure 26: Connection Diagram for Master Parallel Configuration
Master Parallel Mode
In this mode, the FPGA configures from byte-wide data, and
the FPGA supplies the CCLK configuration clock. In Master
configuration modes, CCLK behaves as a bidirectional I/O
pin. Timing is similar to the Slave Parallel mode except that
CCLK is supplied by the FPGA. The device connections are
shown in
Figure
26.
Boundary-Scan (JTAG) Mode
In Boundary-Scan mode, dedicated pins are used for con-
figuring the FPGA. The configuration is done entirely
through the IEEE 1149.1 Test Access Port (TAP). FPGA
configuration using the Boundary-Scan mode is compatible
with the IEEE Std 1149.1-1993 standard and IEEE Std
1532 for In-System Configurable (ISC) devices.
Configuration through the boundary-scan port is always
available, regardless of the selected configuration mode. In
some cases, however, the mode pin setting may affect
proper programming of the device due to various interac-
tions. For example, if the mode pins are set to Master Serial
DS099-2 (v2.5) December 4, 2009
Product Specification
2.5V
1.8V
2.5V
V
CCO
V
V
CCINT
CCJ
DATA[0:7]
CCLK
2.5V
Platform Flash
PROM
All
XCFxxP
4.7KΩ
CF
CE
OE/RESET
GND
or Master Parallel mode, and the associated PROM is
already programmed with a valid configuration image, then
there is potential for configuration interference between the
JTAG and PROM data. Selecting the Boundary-Scan mode
disables the other modes and is the most reliable mode
when programming via JTAG.
Configuration Sequence
The configuration of Spartan-3 devices is a three-stage pro-
cess that occurs after Power-On Reset or the assertion of
PROG_B. POR occurs after the V
Bank 4 supplies have reached their respective maximum
input threshold levels (see
the three-stage process begins.
First, the configuration memory is cleared. Next, con-
figuration data is loaded into the memory, and finally, the
logic is activated by a start-up process. A flow diagram for
the configuration sequence of the Serial and Parallel modes
is shown in
ary-Scan configuration sequence appears in
www.xilinx.com
Spartan-3 FPGA Family: Functional Description
1.2V
V
Banks 4 & 5
CCO
V
V
CCAUX
CCINT
Spartan-3
Master
D[0:7]
CCLK
PROG_B
DONE
INIT_B
RDWR_B
CS_B
GND
DS099_25_112905
, V
CCINT
CCAUX
Table 28, page
Figure
27. The flow diagram for the Bound-
, and V
CCO
56). After POR,
Figure
28.
49

Related parts for XC3S1000-4FG676C

Part Number DescriptionManufacturer Datasheet
XC3S1000-4FTG256I  XC3S1000-4FTG256I SPARTAN-3A FPGA 1M STD 256-FTBGA Xilinx Inc
  XC3S1000-4FGG456I SPARTAN-3A FPGA 1M STD 456-FBGA Xilinx Inc
XC3S100E-4TQG144C  XC3S100E-4TQG144C IC SPARTAN-3E FPGA 100K 144-TQFP Xilinx Inc
XC3S100E-4TQG144I  XC3S100E-4TQG144I IC FPGA SPARTAN-3E 100K 144-TQFP Xilinx Inc
XC3S1000-4FGG676I  XC3S1000-4FGG676I SPARTAN-3A FPGA 1M STD 676-FBGA Xilinx Inc
  XC3S1000-4FT256I IC FPGA SPARTAN 3 256FTBGA Xilinx Inc
  XC3S1000-4FG320C SEMI CONDUCTOR Xilinx Inc
  XC3S1000-4FG456I FIELD PROGRAMMABLE GATE ARRAY Xilinx Inc
XC3S100E-4VQG100C  XC3S100E-4VQG100C FIELD PROGRAMMER Xilinx Inc
  XC3S1000-4FG456C FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA Xilinx Inc
  XC3S1000-4FG676I FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA Xilinx Inc
XC3S1000-4FGG456C  XC3S1000-4FGG456C FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA Xilinx Inc
  XC3S1000-4FT256C FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA Xilinx Inc
XC3S1000-4FTG256C  XC3S1000-4FTG256C FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA Xilinx Inc
XC3S100E-4VQG100I  XC3S100E-4VQG100I FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP Xilinx Inc