XC3S1000-4FG676C

Manufacturer Part NumberXC3S1000-4FG676C
DescriptionFPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
ManufacturerXilinx Inc
XC3S1000-4FG676C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of XC3S1000-4FG676C

Package676FBGAFamily NameSpartan®-3
Device Logic Units17280Device System Gates1000000
Maximum Internal Frequency630 MHzTypical Operating Supply Voltage1.2 V
Maximum Number Of User I/os391Ram Bits442368
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
Page 5/217

Download datasheet (6Mb)Embed
PrevNext
R
Configuration
Spartan-3 FPGAs are programmed by loading configuration
data into robust, reprogrammable, static CMOS configura-
tion latches (CCLs) that collectively control all functional
elements and routing resources. Before powering on the
FPGA, configuration data is stored externally in a PROM or
some other nonvolatile medium either on or off the board.
After applying power, the configuration data is written to the
FPGA using any of five different modes: Master Parallel,
Slave Parallel, Master Serial, Slave Serial, and Boundary
Scan (JTAG). The Master and Slave Parallel modes use an
8-bit-wide SelectMAP port.
Table 2: Signal Standards Supported by the Spartan-3 Family
Standard
Category
Description
Single-Ended
GTL
Gunning Transceiver Logic
HSTL
High-Speed Transceiver Logic
LVCMOS
Low-Voltage CMOS
LVTTL
Low-Voltage Transistor-Transistor Logic
PCI
Peripheral Component Interconnect
SSTL
Stub Series Terminated Logic
Differential
LDT
Lightning Data Transport (HyperTransport™)
(ULVDS)
Logic
LVDS
Low-Voltage Differential Signaling
LVPECL
Low-Voltage Positive Emitter-Coupled Logic
RSDS
Reduced-Swing Differential Signaling
HSTL
Differential High-Speed Transceiver Logic
SSTL
Differential Stub Series Terminated Logic
Notes:
1.
66 MHz PCI is not supported by the Xilinx IP core although PCI66_3 is an available I/O standard.
DS099-1 (v2.5) December 4, 2009
Product Specification
Spartan-3 FPGA Family: Introduction and Ordering Information
The recommended memory for storing the configuration
data is the low-cost Xilinx Platform Flash PROM family,
which includes the XCF00S PROMs for serial configuration
and the higher density XCF00P PROMs for parallel or serial
configuration.
I/O Capabilities
The SelectIO feature of Spartan-3 devices supports 18 sin-
gle-ended standards and 8 differential standards as listed in
Table
2. Many standards support the DCI feature, which
uses integrated terminations to eliminate unwanted signal
reflections.
V
CCO
(V)
Class
N/A
Terminated
Plus
1.5
I
III
1.8
I
II
III
1.2
N/A
1.5
N/A
1.8
N/A
2.5
N/A
3.3
N/A
3.3
N/A
(1)
3.0
33 MHz
1.8
N/A (±6.7 mA)
N/A (±13.4 mA)
2.5
I
II
2.5
N/A
Standard
Bus
Extended Mode
2.5
N/A
2.5
N/A
1.8
II
2.5
II
www.xilinx.com
Symbol
DCI
(IOSTANDARD)
Option
GTL
Yes
GTLP
Yes
HSTL_I
Yes
HSTL_III
Yes
HSTL_I_18
Yes
HSTL_II_18
Yes
HSTL_III_18
Yes
LVCMOS12
No
LVCMOS15
Yes
LVCMOS18
Yes
LVCMOS25
Yes
LVCMOS33
Yes
LVTTL
No
PCI33_3
No
SSTL18_I
Yes
SSTL18_II
No
SSTL2_I
Yes
SSTL2_II
Yes
LDT_25
No
LVDS_25
Yes
BLVDS_25
No
LVDSEXT_25
Yes
LVPECL_25
No
RSDS_25
No
DIFF_HSTL_II_18
Yes
DIFF_SSTL2_II
Yes
5