XC3S1000-4FG676C

Manufacturer Part NumberXC3S1000-4FG676C
DescriptionFPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
ManufacturerXilinx Inc
XC3S1000-4FG676C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of XC3S1000-4FG676C

Package676FBGAFamily NameSpartan®-3
Device Logic Units17280Device System Gates1000000
Maximum Internal Frequency630 MHzTypical Operating Supply Voltage1.2 V
Maximum Number Of User I/os391Ram Bits442368
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
Page 67/217

Download datasheet (6Mb)Embed
PrevNext
R
I/O Timing
Table 39: Pin-to-Pin Clock-to-Output Times for the IOB Output Path
Symbol
Description
Clock-to-Output Times
T
When reading from the Output
ICKOFDCM
Flip-Flop (OFF), the time from the
active transition on the Global
Clock pin to data appearing at the
Output pin. The DCM is in use.
T
When reading from OFF, the time
ICKOF
from the active transition on the
Global Clock pin to data appearing
at the Output pin. The DCM is not
in use.
Notes:
1.
The numbers in this table are tested using the methodology presented in
forth in
Table 31
and
Table
34.
2.
This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock
Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true,
add the appropriate Input adjustment from
3.
DCM output jitter is included in all measurements.
4.
For minimums, use the values reported by the Xilinx timing analyzer.
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Spartan-3 FPGA Family: DC and Switching Characteristics
Conditions
(2)
LVCMOS25
, 12mA
output drive, Fast slew
(3)
rate, with DCM
(2)
LVCMOS25
, 12mA
output drive, Fast slew
rate, without DCM
Table 47
Table
43. If the latter is true, add the appropriate Output adjustment from
www.xilinx.com
Speed Grade
-5
-4
Device
Max
Max
XC3S50
2.04
2.35
XC3S200
1.45
1.75
XC3S400
1.45
1.75
XC3S1000
2.07
2.39
XC3S1500
2.05
2.36
XC3S2000
2.03
2.34
XC3S4000
1.94
2.24
XC3S5000
2.00
2.30
XC3S50
3.70
4.24
XC3S200
3.89
4.46
XC3S400
3.91
4.48
XC3S1000
4.00
4.59
XC3S1500
4.07
4.66
XC3S2000
4.19
4.80
XC3S4000
4.44
5.09
XC3S5000
4.38
5.02
and are based on the operating conditions set
Table
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
46.
67