XC3S1000-4FG676C

Manufacturer Part NumberXC3S1000-4FG676C
DescriptionFPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
ManufacturerXilinx Inc
XC3S1000-4FG676C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of XC3S1000-4FG676C

Package676FBGAFamily NameSpartan®-3
Device Logic Units17280Device System Gates1000000
Maximum Internal Frequency630 MHzTypical Operating Supply Voltage1.2 V
Maximum Number Of User I/os391Ram Bits442368
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
Page 76/217

Download datasheet (6Mb)Embed
PrevNext
Spartan-3 FPGA Family: DC and Switching Characteristics
Timing Measurement Methodology
When measuring timing parameters at the programmable
I/Os, different signal standards call for different test condi-
tions.
Table 47
presents the conditions to use for each stan-
dard.
The method for measuring Input timing is as follows: A sig-
nal that swings between a Low logic level of V
logic level of V
is applied to the Input under test. Some
H
standards also require the application of a bias voltage to
the V
pins of a given bank to properly set the
REF
input-switching threshold. The measurement point of the
Input signal (V
) is commonly located halfway between V
M
and V
.
H
The Output test setup is shown in
Figure
voltage V
is applied to the termination resistor R
T
end of which is connected to the Output. For each standard,
R
and V
generally take on the standard values recom-
T
T
mended for minimizing signal reflections. If the standard
does not ordinarily use terminations (e.g., LVCMOS,
Table 47: Test Methods for Timing Measurement at I/Os
Signal Standard
(IOSTANDARD)
V
REF
Single-Ended
GTL
0.8
GTL_DCI
GTLP
1.0
GTLP_DCI
HSLVDCI_15
0.9
HSLVDCI_18
HSLVDCI_25
HSLVDCI_33
HSTL_I
0.75
HSTL_I_DCI
HSTL_III
0.90
HSTL_III_DCI
HSTL_I_18
0.90
HSTL_I_DCI_18
HSTL_II_18
0.90
HSTL_II_DCI_18
HSTL_III_18
1.1
HSTL_III_DCI_18
LVCMOS12
-
LVCMOS15
-
LVDCI_15
LVDCI_DV2_15
HSLVDCI_15
76
LVTTL), then R
tion, and V
(V
) that was used at the Input is also used at the Output.
M
and a High
L
L
33. A termination
, the other
T
Inputs
(V)
V
(V)
V
(V)
L
H
V
- 0.2
V
+ 0.2
REF
REF
V
- 0.2
V
+ 0.2
REF
REF
V
- 0.5
V
+ 0.5
REF
REF
V
- 0.5
V
+ 0.5
REF
REF
V
- 0.5
V
+ 0.5
REF
REF
V
- 0.5
V
+ 0.5
REF
REF
V
- 0.5
V
+ 0.5
REF
REF
V
- 0.5
V
+ 0.5
REF
REF
0
1.2
0
1.5
www.xilinx.com
is set to 1MΩ to indicate an open connec-
T
is set to zero. The same measurement point
T
V
(V
)
T
REF
FPGA Output
R
(R
)
T
REF
V
(V
)
M
MEAS
C
(C
)
L
REF
ds099-3_07_012004
Notes:
1.
The names shown in parentheses are
used in the IBIS file.
Figure 33: Output Test Setup
Outputs
R
(Ω)
V
(V)
T
T
25
1.2
50
1.2
25
1.5
50
1.5
1M
0
50
0.75
50
1.5
50
0.9
50
0.9
50
1.8
1M
0
1M
0
DS099-3 (v2.5) December 4, 2009
Product Specification
R
Inputs and
Outputs
V
(V)
M
V
REF
V
REF
0.75
0.90
1.25
1.65
V
REF
V
REF
V
REF
V
REF
V
REF
0.6
0.75