XC3S1000-4FG676C

Manufacturer Part NumberXC3S1000-4FG676C
DescriptionFPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
ManufacturerXilinx Inc
XC3S1000-4FG676C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of XC3S1000-4FG676C

Package676FBGAFamily NameSpartan®-3
Device Logic Units17280Device System Gates1000000
Maximum Internal Frequency630 MHzTypical Operating Supply Voltage1.2 V
Maximum Number Of User I/os391Ram Bits442368
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
Page 90/217

Download datasheet (6Mb)Embed
PrevNext
Spartan-3 FPGA Family: DC and Switching Characteristics
Phase Shifter (PS)
Phase shifter operation is only supported if the DLL is in low-frequency mode, see
software version 10.1.03 (or later).
Table 61: Recommended Operating Conditions for the PS in Variable Phase Mode
Symbol
Description
Operating Frequency Ranges
PSCLK_FREQ
Frequency for the
(F
)
PSCLK input
PSCLK
Input Pulse Requirements
PSCLK_PULSE
PSCLK pulse width
as a percentage of
the PSCLK period
Table 62: Switching Characteristics for the PS in Variable or Fixed Phase Shift Mode
Symbol
Description
Phase Shifting Range
FINE_SHIFT_RANGE
Phase shift range
Lock Time
LOCK_DLL_PS
When using the PS in conjunction
with the DLL: The time from
deassertion at the DCM’s Reset
input to the rising transition at its
LOCKED output. When the DCM
is locked, the CLKIN and CLKFB
signals are in phase.
LOCK_DLL_PS_FX
When using the PS in conjunction
with the DLL and DFS: The time
from deassertion at the DCM’s
Reset input to the rising transition
at its LOCKED output. When the
DCM is locked, the CLKIN and
CLKFB signals are in phase.
Notes:
1.
The numbers in this table are based on the operating conditions set forth in
2.
The PS specifications in this table apply when the PS attribute CLKOUT_PHASE_SHIFT= VARIABLE or FIXED.
90
Frequency Mode/
F
Range
Min
CLKIN
Low
1
Low
F
< 100 MHz
40%
CLKIN
F
> 100 MHz
45%
CLKIN
Frequency Mode/
F
Range
CLKIN
Low
18 MHz < F
< 30 MHz
CLKIN
30 MHz < F
< 40 MHz
CLKIN
40 MHz < F
< 50 MHz
CLKIN
50 MHz < F
< 60 MHz
CLKIN
60 MHz < F
< 165 MHz
CLKIN
Low
Table 31
www.xilinx.com
Table
57. Fixed phase shift requires ISE
Speed Grade
-5
-4
Max
Min
Max
167
1
167
60%
40%
60%
55%
45%
55%
Speed Grade
-5
-4
Min
Max
Min
Max
-
10.0
-
10.0
-
3.28
-
3.28
-
2.56
-
2.56
-
1.60
-
1.60
-
1.00
-
1.00
-
0.88
-
0.88
-
10.40
-
10.40
and
Table
61.
DS099-3 (v2.5) December 4, 2009
Product Specification
R
Units
MHz
-
-
Units
ns
ms
ms
ms
ms
ms
ms