XC5VLX50T-2FFG1136C Xilinx Inc, XC5VLX50T-2FFG1136C Datasheet - Page 24

• Manufacturer Part Number: XC5VLX50T-2FFG1136C
• Description: FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-2FFG1136C

• Package: 1136FCBGA
• Family Name: Virtex®-5
• Device Logic Units: 46080
• Typical Operating Supply Voltage: 1 V
• Maximum Number Of User I/os: 480
• Ram Bits: 2211840
• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Total Ram Bits: 2211840
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 46: GTX_DUAL Tile Transmitter Switching Characteristics (Cont’d)
Table 47: GTX_DUAL Tile Receiver Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
2.
3.
4.
SJ Jitter Tolerance
Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTX_DUAL sites.
Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specific compliance determinations.
PLL frequency at 1.6 GHz and OUTDIV = 1.
GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.
T
R
R
RXELECIDLE
JT_SJ
JT_SJ
JT_SJ
JT_SJ
JT_SJ
JT_SJ
JT_SJ
JT_SJ
Symbol
XOOBVDPP
Symbol
F
XPPMTOL
R
D
D
D
T
T
T
D
D
R
T
T
GTXRX
T
D
T
D
XSST
J3.75
J3.2L
J1.25
J3.75
J3.2L
J1.25
J750
J750
J150
J150
J3.2
J2.5
XRL
J3.2
J2.5
4.25
3.75
3.2L
1.25
6.5
5.0
3.2
2.5
(3)
Serial data rate
TIme for RXELECIDLE to
respond to loss or
restoration of data
OOB detect threshold
peak-to-peak
Receiver spread-spectrum
tracking
Run length (CID)
Data/REFCLK PPM offset
tolerance
Sinusoidal Jitter
Sinusoidal Jitter
Sinusoidal Jitter
Sinusoidal Jitter
Sinusoidal Jitter
Sinusoidal Jitter
Sinusoidal Jitter
Sinusoidal Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
Total Jitter
Deterministic Jitter
(1)
(2)
(2)
(2)
(2)
(2)
(2)
(2)(4)
(2)(4)
Description
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(2)
(2)
(2)
(2)
(2)
(2)(4)
(2)(4)
Description
RX oversampler not enabled
RX oversampler enabled
OOBDETECT_THRESHOLD = 110
OOBDETECT_THRESHOLD = 110
Modulated @ 33 KHz
Internal AC capacitor bypassed
CDR 2
CDR 2
6.5 Gb/s
5.0 Gb/s
4.25 Gb/s
3.75 Gb/s
3.2 Gb/s
3.2 Gb/s
2.5 Gb/s
1.25 Gb/s
www.xilinx.com
nd
nd
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
(5)
-order loop disabled
-order loop enabled
3.2 Gb/s
Condition
3.75 Gb/s
1.25 Gb/s
750 Mb/s
150 Mb/s
3.2 Gb/s
2.5 Gb/s
(3)
Min
–5000
–2000
–200
0.75
0.15
0.44
0.44
0.44
0.44
0.45
0.45
0.50
0.50
Min
55
Typ
Typ
F
GTXMAX
Max
0.34
0.16
0.20
0.10
0.36
0.16
0.20
0.08
0.15
0.06
0.10
0.03
0.02
0.01
2000
Max
0.75
135
512
200
75
0
Units
Units
Gb/s
Gb/s
ppm
ppm
ppm
mV
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
ns
UI
UI
UI
UI
UI
UI
UI
UI
UI
24