XC5VSX50T-1FFG665I Xilinx Inc, XC5VSX50T-1FFG665I Datasheet - Page 80

FPGA Virtex®-5 Family 52224 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA

XC5VSX50T-1FFG665I

Manufacturer Part Number
XC5VSX50T-1FFG665I
Description
FPGA Virtex®-5 Family 52224 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr

Specifications of XC5VSX50T-1FFG665I

Package
665FCBGA
Family Name
Virtex®-5
Device Logic Units
52224
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
360
Ram Bits
4866048
Number Of Logic Elements/cells
52224
Number Of Labs/clbs
4080
Total Ram Bits
4866048
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
1 831
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
8 000
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
0
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
60
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
3 181
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
3 610
Part Number:
XC5VSX50T-1FFG665I
Quantity:
1 920
Part Number:
XC5VSX50T-1FFG665I
0
Table 96: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode (Cont’d)
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
2.
3.
T
T
PSDCMPLL
PHDCMPLL
Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the
Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global
Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include CMT jitter; DCM CLK0
driving PLL, PLL CLKOUT0 driving BUFG.
IFF = Input Flip-Flop or Latch.
Use IBIS to determine any duty-cycle distortion incurred using various standards.
Symbol
/
No Delay Global Clock and IFF
DCM and PLL in System-Synchronous Mode
Description
(2)
with
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
XC5VTX150T
XC5VTX240T
XC5VFX30T
XC5VFX70T
XC5VFX100T
XC5VFX130T
XC5VFX200T
Device
–0.36
–0.44
–0.59
–0.51
1.97
1.92
2.40
2.46
N/A
N/A
N/A
-3
Speed Grade
–0.41
–0.40
–0.36
–0.44
–0.59
–0.51
–0.31
2.00
2.25
2.08
2.03
2.51
2.64
2.44
-2
–0.41
–0.40
–0.36
–0.44
–0.58
–0.51
–0.30
2.22
2.51
2.21
2.16
2.66
2.89
2.59
-1
Units
ns
ns
ns
ns
ns
ns
ns
80

Related parts for XC5VSX50T-1FFG665I