XC6VLX130T-3FFG1156C Xilinx Inc, XC6VLX130T-3FFG1156C Datasheet - Page 4

no-image

XC6VLX130T-3FFG1156C

Manufacturer Part Number
XC6VLX130T-3FFG1156C
Description
FPGA Virtex®-6 Family 128000 Cells 40nm (CMOS) Technology 1V 1156-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™ 6 LXTr
Datasheet

Specifications of XC6VLX130T-3FFG1156C

Package
1156FCBGA
Family Name
Virtex®-6
Device Logic Units
128000
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
600
Ram Bits
9732096
Number Of Logic Elements/cells
128000
Number Of Labs/clbs
10000
Total Ram Bits
9732096
Number Of I /o
600
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1156-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC6VLX130T-3FFG1156C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC6VLX130T-3FFG1156C
Manufacturer:
XILINX
0
Part Number:
XC6VLX130T-3FFG1156C
Quantity:
106
Part Number:
XC6VLX130T-3FFG1156C
0
Configuration
Virtex-6 FPGAs store their customized configuration in SRAM-type internal latches. The number of configuration bits is
between 26 Mb and 160 Mb (2 to 20 MB), depending on device size but independent of the specific user-design
implementation, unless compression mode is used. The configuration storage is volatile and must be reloaded whenever the
FPGA is powered up. This storage can also be reloaded at any time by pulling the PROGRAM_B pin Low. Several methods
and data formats for loading configuration are available, determined by the three mode pins.
Bit-serial configurations can be either master serial mode where the FPGA generates the configuration clock (CCLK) signal,
or slave serial mode where the external configuration data source also clocks the FPGA. For byte- and word-wide
configurations, master SelectMAP mode generates the CCLK signal while slave SelectMAP mode receives the CCLK signal
for the 8-, 16-, or 32-bit-wide transfer. Alternatively, serial-peripheral interface (SPI) and byte-peripheral interface (BPI)
modes are used with industry-standard flash memories and are clocked by the CCLK output of the FPGA. JTAG mode uses
boundary-scan protocols to load bit-serial configuration data.
The bitstream configuration information is generated by the ISE™ software using a program called BitGen. The
configuration process typically executes the following sequence:
Dynamic Reconfiguration Port
The dynamic reconfiguration port (DRP) gives the system designer easy access to configuration bits and status registers for
three block types: 32 locations for each clock tile, 128 locations for the System Monitor, and 128 locations for each serial
GTX or GTH transceiver.
The DRP behaves like memory-mapped registers, and can access and modify block-specific configuration bits as well as
status and control registers.
Encryption, Readback, and Partial Reconfiguration
As a special option, the bitstream can be AES-encrypted to prevent unauthorized copying of the design. The Virtex-6 FPGA
performs the decryption using the internally stored 256-bit key that can use battery backup or alternative non-volatile
storage.
Most configuration data can be read back without affecting the system’s operation. Typically, configuration is an all-or-
nothing operation, but the Virtex-6 FPGA also supports partial reconfiguration. When applicable in certain designs, partial
reconfiguration can greatly improve the versatility of the FPGA. It is even possible to reconfigure a portion of the FPGA while
the rest of the logic remains active i.e., active partial reconfiguration.
CLBs, Slices, and LUTs
The look-up tables (LUTs) in Virtex-6 FPGAs can be configured as either 6-input LUT (64-bit ROMs) with one output, or as
two 5-input LUTs (32-bit ROMs) with separate outputs but common addresses or logic inputs. Each LUT output can
optionally be registered in a flip-flop. Four such LUTs and their eight flip-flops as well as multiplexers and arithmetic carry
logic form a slice, and two slices form a configurable logic block (CLB). Four flip-flops per slice (one per LUT) can optionally
be configured as latches. In that case, the remaining four flip-flops in that slice must remain unused.
Between 25–50% of all slices can also use their LUTs as distributed 64-bit RAM or as 32-bit shift registers (SRL32) or as two
SRL16s. Modern synthesis tools take advantage of these highly efficient logic, arithmetic, and memory features. Expert
designers can also instantiate them.
DS150 (v2.2) January 28, 2010
Advance Product Specification
Detects power-up (power-on reset) or PROGRAM_B when Low.
Clears the whole configuration memory.
Samples the mode pins to determine the configuration mode: master or slave, bit-serial or parallel, or bus width.
Loads the configuration data starting with the bus-width detection pattern followed by a synchronization word, checks
for the proper device code, and ends with a cyclic redundancy check (CRC) of the complete bitstream.
Start-up executes a user-defined sequence of events: releasing the internal reset (or preset) of flip-flops, optionally
waiting for the phase-locked loops (PLLs) to lock and/or the DCI to match, activating the output drivers, and transitions
the DONE pin High.
www.xilinx.com
Virtex-6 Family Overview
4

Related parts for XC6VLX130T-3FFG1156C