LFE3-70EA-8FN1156C

Manufacturer Part NumberLFE3-70EA-8FN1156C
Description66.5K LUTS, 490 I/O, SERDES, 1.2V, -8 SPEED, PB-FREE
ManufacturerLATTICE SEMICONDUCTOR
LFE3-70EA-8FN1156C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Page 101/136

Download datasheet (3Mb)Embed
PrevNext
Lattice Semiconductor
Serial Rapid I/O Type 2/CPRI LV E.24 Electrical and Timing Characteristics
AC and DC Characteristics
Table 3-15. Transmit
Symbol
Description
1
T
Differential rise/fall time
RF
Z
Differential impedance
TX_DIFF_DC
3, 4, 5
J
Output data deterministic jitter
TX_DDJ
2, 3, 4, 5
J
Total output data jitter
TX_TJ
1. Rise and Fall times measured with board trace, connector and approximately 2.5pf load.
2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
3. Jitter values are measured with each CML output AC coupled into a 50-ohm impedance (100-ohm differential impedance).
4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
5. Values are measured at 2.5 Gbps.
Table 3-16. Receive and Jitter Tolerance
Symbol
Description
RL
Differential return loss
RX_DIFF
RL
Common mode return loss
RX_CM
Z
Differential termination resistance
RX_DIFF
2, 3, 4, 5
J
Deterministic jitter tolerance (peak-to-peak)
RX_DJ
2, 3, 4, 5
J
Random jitter tolerance (peak-to-peak)
RX_RJ
2, 3, 4, 5
J
Sinusoidal jitter tolerance (peak-to-peak)
RX_SJ
1, 2, 3, 4, 5
J
Total jitter tolerance (peak-to-peak)
RX_TJ
T
Receiver eye opening
RX_EYE
1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.
2. Jitter values are measured with each high-speed input AC coupled into a 50-ohm impedance.
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.
5. Values are measured at 2.5 Gbps.
DC and Switching Characteristics
LatticeECP3 Family Data Sheet
Test Conditions
Min.
Typ.
20%-80%
80
80
100
Test Conditions
Min.
From 100 MHz to 2.5 GHz
10
From 100 MHz to 2.5 GHz
6
80
0.35
3-48
Max.
Units
ps
120
Ohms
0.17
UI
0.35
UI
Typ.
Max.
Units
dB
dB
100
120
Ohms
0.37
UI
0.18
UI
0.10
UI
0.65
UI
UI