LFE3-70EA-8FN1156C

Manufacturer Part NumberLFE3-70EA-8FN1156C
Description66.5K LUTS, 490 I/O, SERDES, 1.2V, -8 SPEED, PB-FREE
ManufacturerLATTICE SEMICONDUCTOR
LFE3-70EA-8FN1156C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Page 103/136

Download datasheet (3Mb)Embed
PrevNext
Lattice Semiconductor
SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing
Characteristics
AC and DC Characteristics
Table 3-19. Transmit
Symbol
Description
BR
Serial data rate
SDO
2
T
Serial output jitter, alignment
JALIGNMENT
2
T
Serial output jitter, alignment
JALIGNMENT
1, 2
T
Serial output jitter, alignment
JALIGNMENT
T
Serial output jitter, timing
JTIMING
T
Serial output jitter, timing
JTIMING
T
Serial output jitter, timing
JTIMING
Notes:
1. Timing jitter is measured in accordance with SMPTE RP 184-1996, SMPTE RP 192-1996 and the applicable serial data transmission stan-
dard, SMPTE 259M-1997 or SMPTE 292M (proposed). A color bar test pattern is used.The value of f
SMPTE 259M, 540 MHz for SMPTE 344M or 1485 MHz for SMPTE 292M serial data rates. See the Timing Jitter Bandpass section.
2. Jitter is defined in accordance with SMPTE RP1 184-1996 as: jitter at an equipment output in the absence of input jitter.
3. All Tx jitter is measured at the output of an industry standard cable driver; connection to the cable driver is via a 50 ohm impedance differen-
tial signal from the Lattice SERDES device.
4. The cable driver drives: RL=75 ohm, AC-coupled at 270, 1485, or 2970 Mbps, RREFLVL=RREFPRE=4.75kohm 1%.
Table 3-20. Receive
Symbol
Description
BR
Serial input data rate
SDI
Stream of non-transitions
CID
(=Consecutive Identical Digits)
Table 3-21. Reference Clock
Symbol
Description
F
Video output clock frequency
VCLK
DC
Duty cycle, video clock
V
DC and Switching Characteristics
LatticeECP3 Family Data Sheet
Test Conditions
Min.
270
270 Mbps
1485 Mbps
2970Mbps
270 Mbps
1485 Mbps
2970 Mbps
Test Conditions
Min.
270
7(3G)/26(SMPTE
Triple rates)
@ 10-12 BER
Test Conditions
Min.
27
45
3-50
Typ.
Max.
Units
2975
Mbps
0.20
UI
0.20
UI
0.30
UI
0.20
UI
1.0
UI
2.0
UI
is 270 MHz or 360 MHz for
SCLK
Typ.
Max.
Units
2970
Mbps
Bits
Typ.
Max.
Units
74.25
MHz
50
55
%