LFE3-70EA-8FN1156C

Manufacturer Part NumberLFE3-70EA-8FN1156C
Description66.5K LUTS, 490 I/O, SERDES, 1.2V, -8 SPEED, PB-FREE
ManufacturerLATTICE SEMICONDUCTOR
LFE3-70EA-8FN1156C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Page 116/136

Download datasheet (3Mb)Embed
PrevNext
July 2011
Signal Descriptions
Signal Name
General Purpose
P[Edge] [Row/Column Number]_[A/B]
P[Edge][Row Number]E_[A/B/C/D]
GSRN
NC
RESERVED
GND
V
CC
V
CCAUX
V
CCIOx
V
CCA
V
CCPLL_[LOC]
V
, V
REF1_x
REF2_x
VTTx
1
XRES
PLL, DLL and Clock Functions
[LOC][num]_GPLL[T, C]_IN_[index]
[LOC][num]_GPLL[T, C]_FB_[index]
2
[LOC]0_GDLLT_IN_[index]
2
[LOC]0_GDLLT_FB_[index]
2
PCLK[T, C][n:0]_[3:0]
© 2011 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
LatticeECP3 Family Data Sheet
I/O
[Edge] indicates the edge of the device on which the pad is located. Valid
edge designations are L (Left), B (Bottom), R (Right), T (Top).
[Row/Column Number] indicates the PFU row or the column of the device on
which the PIC exists. When Edge is T (Top) or B (Bottom), only need to spec-
ify Column Number. When Edge is L (Left) or R (Right), only need to specify
Row Number.
I/O
[A/B] indicates the PIO within the PIC to which the pad is connected. Some of
these user-programmable pins are shared with special function pins. These
pins, when not used as special purpose pins, can be programmed as I/Os for
user logic. During configuration the user-programmable I/Os are tri-stated
with an internal pull-up resistor enabled. If any pin is not used (or not bonded
to a package pin), it is also tri-stated with an internal pull-up resistor enabled
after configuration.
These general purpose signals are input-only pins and are located near the
I
PLLs.
I
Global RESET signal (active low). Any I/O pin can be GSRN.
—
No connect.
—
This pin is reserved and should not be connected to anything on the board.
—
Ground. Dedicated pins.
—
Power supply pins for core logic. Dedicated pins.
Auxiliary power supply pin. This dedicated pin powers all the differential and
—
referenced input buffers.
—
Dedicated power supply pins for I/O bank x.
—
SERDES, transmit, receive, PLL and reference clock buffer power supply.
—
General purpose PLL supply pins where LOC=L (left) or R (right).
Reference supply pins for I/O bank x. Pre-determined pins in each bank are
—
assigned as V
inputs. When not used, they may be used as I/O pins.
REF
—
Power supply for on-chip termination of I/Os.
—
10K ohm +/-1% resistor must be connected between this pad and ground.
General Purpose PLL (GPLL) input pads: LUM, LLM, RUM, RLM, num = row
I
from center, T = true and C = complement, index A,B,C...at each side.
Optional feedback GPLL input pads: LUM, LLM, RUM, RLM, num = row from
I
center, T = true and C = complement, index A,B,C...at each side.
General Purpose DLL (GDLL) input pads where LOC=RUM or LUM, T is True
I/O
Complement, index is A or B.
Optional feedback GDLL input pads where LOC=RUM or LUM, T is True
I/O
Complement, index is A or B.
Primary Clock pads, T = true and C = complement, n per side, indexed by
I/O
bank and 0, 1, 2, 3 within bank.
4-1
Pinout Information
Data Sheet DS1021
Description
DS1021
Pinout Information_01.4

Related parts for LFE3-70EA-8FN1156C

Part Number DescriptionManufacturer Datasheet
  LFE3-70EA-6FN1156C 66.5K LUTS, 490 I/O, SERDES, 1.2V, -6 SPEED, PB-FREE LATTICE SEMICONDUCTOR
  LFE3-70E-7FN672C FPGA LatticeECP3™ Family 67000 Cells 65nm Technology 1.2V 672-Pin FBGA LATTICE SEMICONDUCTOR
  LFE3-70EA-7FN484C IC FPGA 66.5KLUTS 295I/O 484BGA Lattice
  LFE3-70EA-6FN484I IC FPGA 66.5KLUTS 295I/O 484BGA Lattice
  LFE3-70EA-7FN672C IC FPGA 66.5KLUTS 380I/O 672BGA Lattice
  LFE3-70EA-6FN672I IC FPGA 66.5KLUTS 380I/O 672BGA Lattice
  LFE3-70EA-7FN1156C IC FPGA 66.5KLUTS 490I/O 1156BGA Lattice
  LFE3-70EA-6FN1156I IC FPGA 66.5KLUTS 490I/O 1156BGA Lattice
  LFE3-70EA-6FN484C IC FPGA 67KLUTS 295I/O 484-BGA Lattice
  LFE3-70EA-7FN484I IC FPGA 67KLUTS 295I/O 484-BGA Lattice
  LFE3-70EA-7FN672I IC FPGA 67KLUTS 380I/O 672-BGA Lattice
  LFE3-70EA-8FN672C IC FPGA 67KLUTS 380I/O 672-BGA Lattice
  LFE3-70EA-7FN1156I IC FPGA 67KLUTS 490I/O 1156-BGA Lattice
  LFE3-70EA-8FN1156I IC FPGA 67KLUTS 490I/O 1156-BGA Lattice
  LFE3-70EA-8FN484I IC FPGA 66.5KLUTS 484FPBGA Lattice