- Components/
- Integrated Circuits (ICs)/
- Embedded - FPGAs (Field Programmable Gate Array)/
LFE3-70EA-8FN1156C
LFE3-70EA-8FN1156C | |
|---|---|
| Manufacturer Part Number | LFE3-70EA-8FN1156C |
| Description | 66.5K LUTS, 490 I/O, SERDES, 1.2V, -8 SPEED, PB-FREE |
| Manufacturer | LATTICE SEMICONDUCTOR |
| LFE3-70EA-8FN1156C datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
PrevNext
Lattice Semiconductor
ALU Flags
The sysDSP slice provides a number of flags from the ALU including:
• Equal to zero (EQZ)
• Equal to zero with mask (EQZM)
• Equal to one with mask (EQOM)
• Equal to pattern with mask (EQPAT)
• Equal to bit inverted pattern with mask (EQPATB)
• Accumulator Overflow (OVER)
• Accumulator Underflow (UNDER)
• Either over or under flow supporting LatticeECP2 legacy designs (OVERUNDER)
Clock, Clock Enable and Reset Resources
Global Clock, Clock Enable and Reset signals from routing are available to every sysDSP slice. From four clock
sources (CLK0, CLK1, CLK2, and CLK3) one clock is selected for each input register, pipeline register and output
register. Similarly Clock Enable (CE) and Reset (RST) are selected at each input register, pipeline register and out-
put register.
Resources Available in the LatticeECP3 Family
Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP3 family. Table 2-10 shows
the maximum available EBR RAM Blocks in each LatticeECP3 device. EBR blocks, together with Distributed RAM
can be used to store variables locally for fast DSP operations.
Table 2-9. Maximum Number of DSP Slices in the LatticeECP3 Family
Device
DSP Slices
ECP3-17
ECP3-35
ECP3-70
ECP3-95
ECP3-150
160
Table 2-10. Embedded SRAM in the LatticeECP3 Family
Device
ECP3-17
ECP3-35
ECP3-70
ECP3-95
ECP3-150
9x9 Multiplier
12
48
32
128
64
256
64
256
640
EBR SRAM Block
38
72
240
240
372
2-30
Architecture
LatticeECP3 Family Data Sheet
18x18 Multiplier
36x36 Multiplier
24
6
64
16
128
32
128
32
320
80
Total EBR SRAM
(Kbits)
700
1327
4420
4420
6850
Related parts for LFE3-70EA-8FN1156C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
66.5K LUTS, 490 I/O, SERDES, 1.2V, -6 SPEED, PB-FREE | LATTICE SEMICONDUCTOR |
|
|
|
FPGA LatticeECP3™ Family 67000 Cells 65nm Technology 1.2V 672-Pin FBGA | LATTICE SEMICONDUCTOR | |
|
|
IC FPGA 66.5KLUTS 295I/O 484BGA | Lattice |
|
|
|
IC FPGA 66.5KLUTS 295I/O 484BGA | Lattice |
|
|
|
IC FPGA 66.5KLUTS 380I/O 672BGA | Lattice |
|
|
|
IC FPGA 66.5KLUTS 380I/O 672BGA | Lattice |
|
|
|
IC FPGA 66.5KLUTS 490I/O 1156BGA | Lattice |
|
|
|
IC FPGA 66.5KLUTS 490I/O 1156BGA | Lattice |
|
|
|
IC FPGA 67KLUTS 295I/O 484-BGA | Lattice |
|
|
|
IC FPGA 67KLUTS 295I/O 484-BGA | Lattice |
|
|
|
IC FPGA 67KLUTS 380I/O 672-BGA | Lattice |
|
|
|
IC FPGA 67KLUTS 380I/O 672-BGA | Lattice |
|
|
|
IC FPGA 67KLUTS 490I/O 1156-BGA | Lattice |
|
|
|
IC FPGA 67KLUTS 490I/O 1156-BGA | Lattice |
|
|
|
IC FPGA 66.5KLUTS 484FPBGA | Lattice | |
