LFE3-70EA-8FN1156C

Manufacturer Part NumberLFE3-70EA-8FN1156C
Description66.5K LUTS, 490 I/O, SERDES, 1.2V, -8 SPEED, PB-FREE
ManufacturerLATTICE SEMICONDUCTOR
LFE3-70EA-8FN1156C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Page 50/136

Download datasheet (3Mb)Embed
PrevNext
Lattice Semiconductor
The Diamond and ispLEVER design tools support all modes of the PCS. Most modes are dedicated to applications
associated with a specific industry standard data protocol. Other more general purpose modes allow users to
define their own operation. With these tools, the user can define the mode for each quad in a design.
Popular standards such as 10Gb Ethernet, x4 PCI Express and 4x Serial RapidIO can be implemented using IP
(available through Lattice), a single quad (Four SERDES channels and PCS) and some additional logic from the
core.
The LatticeECP3 family also supports a wide range of primary and secondary protocols. Within the same quad, the
LatticeECP3 family can support mixed protocols with semi-independent clocking as long as the required clock fre-
quencies are integer x1, x2, or x11 multiples of each other. Table 2-15 lists the allowable combination of primary
and secondary protocol combinations.
Flexible Quad SERDES Architecture
The LatticeECP3 family SERDES architecture is a quad-based architecture. For most SERDES settings and stan-
dards, the whole quad (consisting of four SERDES) is treated as a unit. This helps in silicon area savings, better
utilization and overall lower cost.
However, for some specific standards, the LatticeECP3 quad architecture provides flexibility; more than one stan-
dard can be supported within the same quad.
Table 2-15 shows the standards can be mixed and matched within the same quad. In general, the SERDES stan-
dards whose nominal data rates are either the same or a defined subset of each other, can be supported within the
same quad. In Table 2-15, the Primary Protocol column refers to the standard that determines the reference clock
and PLL settings. The Secondary Protocol column shows the other standard that can be supported within the
same quad.
Furthermore, Table 2-15 also implies that more than two standards in the same quad can be supported, as long as
they conform to the data rate and reference clock requirements. For example, a quad may contain PCI Express 1.1,
SGMII, Serial RapidIO Type I and Serial RapidIO Type II, all in the same quad.
Table 2-15. LatticeECP3 Primary and Secondary Protocol Support
PCI Express 1.1
PCI Express 1.1
PCI Express 1.1
PCI Express 1.1
Serial RapidIO Type I
Serial RapidIO Type I
Serial RapidIO Type II
Serial RapidIO Type II
Serial RapidIO Type II
CPRI-3
3G-SDI
There are some restrictions to be aware of when using spread spectrum. When a quad shares a PCI Express x1
channel with a non-PCI Express channel, ensure that the reference clock for the quad is compatible with all proto-
cols within the quad. For example, a PCI Express spread spectrum reference clock is not compatible with most
Gigabit Ethernet applications because of tight CTC ppm requirements.
While the LatticeECP3 architecture will allow the mixing of a PCI Express channel and a Gigabit Ethernet, Serial
RapidIO or SGMII channel within the same quad, using a PCI Express spread spectrum clocking as the transmit
Primary Protocol
Secondary Protocol
SGMII
Gigabit Ethernet
Serial RapidIO Type I
Serial RapidIO Type II
SGMII
Gigabit Ethernet
SGMII
Gigabit Ethernet
Serial RapidIO Type I
CPRI-2 and CPRI-1
HD-SDI and SD-SDI
2-47
Architecture
LatticeECP3 Family Data Sheet

Related parts for LFE3-70EA-8FN1156C

Part Number DescriptionManufacturer Datasheet
  LFE3-70EA-6FN1156C 66.5K LUTS, 490 I/O, SERDES, 1.2V, -6 SPEED, PB-FREE LATTICE SEMICONDUCTOR
  LFE3-70E-7FN672C FPGA LatticeECP3™ Family 67000 Cells 65nm Technology 1.2V 672-Pin FBGA LATTICE SEMICONDUCTOR
  LFE3-70EA-7FN484C IC FPGA 66.5KLUTS 295I/O 484BGA Lattice
  LFE3-70EA-6FN484I IC FPGA 66.5KLUTS 295I/O 484BGA Lattice
  LFE3-70EA-7FN672C IC FPGA 66.5KLUTS 380I/O 672BGA Lattice
  LFE3-70EA-6FN672I IC FPGA 66.5KLUTS 380I/O 672BGA Lattice
  LFE3-70EA-7FN1156C IC FPGA 66.5KLUTS 490I/O 1156BGA Lattice
  LFE3-70EA-6FN1156I IC FPGA 66.5KLUTS 490I/O 1156BGA Lattice
  LFE3-70EA-6FN484C IC FPGA 67KLUTS 295I/O 484-BGA Lattice
  LFE3-70EA-7FN484I IC FPGA 67KLUTS 295I/O 484-BGA Lattice
  LFE3-70EA-7FN672I IC FPGA 67KLUTS 380I/O 672-BGA Lattice
  LFE3-70EA-8FN672C IC FPGA 67KLUTS 380I/O 672-BGA Lattice
  LFE3-70EA-7FN1156I IC FPGA 67KLUTS 490I/O 1156-BGA Lattice
  LFE3-70EA-8FN1156I IC FPGA 67KLUTS 490I/O 1156-BGA Lattice
  LFE3-70EA-8FN484I IC FPGA 66.5KLUTS 484FPBGA Lattice