LFE3-70EA-8FN1156C

Manufacturer Part NumberLFE3-70EA-8FN1156C
Description66.5K LUTS, 490 I/O, SERDES, 1.2V, -8 SPEED, PB-FREE
ManufacturerLATTICE SEMICONDUCTOR
LFE3-70EA-8FN1156C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Page 54/136

Download datasheet (3Mb)Embed
PrevNext
July 2011
Absolute Maximum Ratings
Supply Voltage V
. . . . . . . . . . . . . . . . . . . -0.5 to 1.32V
CC
Supply Voltage V
. . . . . . . . . . . . . . . . -0.5 to 3.75V
CCAUX
Supply Voltage V
. . . . . . . . . . . . . . . . . . -0.5 to 3.75V
CCJ
Output Supply Voltage V
. . . . . . . . . . . -0.5 to 3.75V
CCIO
Input or I/O Tristate Voltage Applied
Storage Temperature (Ambient) . . . . . . . . . -65 to 150°C
Junction Temperature (T
) . . . . . . . . . . . . . . . . . . +125°C
J
1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice
Thermal Management
3. All voltages referenced to GND.
4. Overshoot and undershoot of -2V to (V
Recommended Operating Conditions
Symbol
2
V
Core Supply Voltage
CC
Auxiliary Supply Voltage, Terminating Resistor Switching Power
2, 4
V
CCAUX
Supply (SERDES)
V
PLL Supply Voltage
CCPLL
2, 3
V
I/O Driver Supply Voltage
CCIO
2
V
Supply Voltage for IEEE 1149.1 Test Access Port
CCJ
V
and V
Input Reference Voltage
REF1
REF2
5
V
Termination Voltage
TT
t
Junction Temperature, Commercial Operation
JCOM
t
Junction Temperature, Industrial Operation
JIND
6
SERDES External Power Supply
Input Buffer Power Supply (1.2V)
V
CCIB
Input Buffer Power Supply (1.5V)
Output Buffer Power Supply (1.2V)
V
CCOB
Output Buffer Power Supply (1.5V)
V
Transmit, Receive, PLL and Reference Clock Buffer Power Supply
CCA
1. For correct operation, all supplies except V
usage.
2. If V
or V
is set to 1.2V, they must be connected to the same power supply as V
CCIO
CCJ
nected to the same power supply as V
3. See recommended voltages by I/O standard in subsequent table.
4. V
ramp rate must not exceed 30mV/µs during power-up when transitioning between 0V and 3.3V.
CCAUX
5. If not used, V
should be left floating.
TT
6. See TN1176,
LatticeECP3 SERDES/PCS Usage Guide
© 2011 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
LatticeECP3 Family Data Sheet
DC and Switching Characteristics
1, 2, 3
4
. . . . . . -0.5 to 3.75V
document is required.
+ 2) volts is permitted for a duration of <20ns.
IHMAX
1
Parameter
and V
must be held in their valid operation range. This is true independent of feature
REF
TT
.
CCAUX
for information on board considerations for SERDES power supplies.
3-1
Data Sheet DS1021
Min.
Max.
1.14
1.26
3.135
3.465
3.135
3.465
1.14
3.465
1.14
3.465
0.5
1.7
0.5
1.3125
0
85
-40
100
1.14
1.26
1.425
1.575
1.14
1.26
1.425
1.575
1.14
1.26
If V
or V
is set to 3.3V, they must be con-
CC.
CCIO
CCJ
DS1021
DC and Switching_02.0
Units
V
V
V
V
V
V
V
°C
°C
V
V
V
V
V