LFE3-70EA-8FN1156C

Manufacturer Part NumberLFE3-70EA-8FN1156C
Description66.5K LUTS, 490 I/O, SERDES, 1.2V, -8 SPEED, PB-FREE
ManufacturerLATTICE SEMICONDUCTOR
LFE3-70EA-8FN1156C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Page 72/136

Download datasheet (3Mb)Embed
PrevNext
Lattice Semiconductor
LatticeECP3 External Switching Characteristics (Continued)
Over Recommended Commercial Operating Conditions
Parameter
Description
f
DDRX1 Clock Frequency
MAX_GDDR
Generic DDRX1 Inputs with Clock and Data (>10 Bits Wide) Aligned at Pin (GDDRX1_RX.SCLK.Aligned) Using DLL -
CLKIN Pin for Clock Input
Data Left, Right and Top Sides and Clock Left and Right Sides
t
Data Setup Before CLK
DVACLKGDDR
t
Data Hold After CLK
DVECLKGDDR
f
DDRX1 Clock Frequency
MAX_GDDR
Generic DDRX1 Inputs with Clock and Data (<10 Bits Wide) Centered at Pin (GDDRX1_RX.DQS.Centered) Using DQS
Pin for Clock Input
t
Data Setup After CLK
SUGDDR
t
Data Hold After CLK
HOGDDR
f
DDRX1 Clock Frequency
MAX_GDDR
Generic DDRX1 Inputs with Clock and Data (<10bits wide) Aligned at Pin (GDDRX1_RX.DQS.Aligned) Using DQS Pin
for Clock Input
Data and Clock Left and Right Sides
t
Data Setup Before CLK
DVACLKGDDR
t
Data Hold After CLK
DVECLKGDDR
f
DDRX1 Clock Frequency
MAX_GDDR
Generic DDRX2 Inputs with Clock and Data (>10 Bits Wide) Centered at Pin (GDDRX2_RX.ECLK.Centered) Using
PCLK Pin for Clock Input
Left and Right Sides
t
Data Setup Before CLK
SUGDDR
t
Data Hold After CLK
HOGDDR
f
DDRX2 Clock Frequency
MAX_GDDR
t
Data Setup Before CLK
SUGDDR
t
Data Hold After CLK
HOGDDR
f
DDRX2 Clock Frequency
MAX_GDDR
t
Data Setup Before CLK
SUGDDR
t
Data Hold After CLK
HOGDDR
f
DDRX2 Clock Frequency
MAX_GDDR
t
Data Setup Before CLK
SUGDDR
t
Data Hold After CLK
HOGDDR
f
DDRX2 Clock Frequency
MAX_GDDR
Generic DDRX2 Inputs with Clock and Data (>10 Bits Wide) Aligned at Pin (GDDRX2_RX.ECLK.Aligned)
Left and Right Side Using DLLCLKIN Pin for Clock Input
t
Data Setup Before CLK
DVACLKGDDR
t
Data Hold After CLK
DVECLKGDDR
f
DDRX2 Clock Frequency
MAX_GDDR
t
Data Setup Before CLK
DVACLKGDDR
t
Data Hold After CLK
DVECLKGDDR
f
DDRX2 Clock Frequency
MAX_GDDR
t
Data Setup Before CLK
DVACLKGDDR
t
Data Hold After CLK
DVECLKGDDR
DC and Switching Characteristics
LatticeECP3 Family Data Sheet
-8
Device
Min. Max. Min. Max. Min. Max.
All ECP3EA Devices
250
All ECP3EA Devices
0.225
All ECP3EA Devices 0.775
0.775
All ECP3EA Devices
250
All ECP3EA Devices 535
All ECP3EA Devices 535
All ECP3EA Devices
250
All ECP3EA Devices
0.225
All ECP3EA Devices 0.775
0.775
All ECP3EA Devices
250
ECP3-150EA
321
ECP3-150EA
321
ECP3-150EA
405
ECP3-70EA/95EA
321
ECP3-70EA/95EA
321
ECP3-70EA/95EA
405
ECP3-35EA
335
ECP3-35EA
335
ECP3-35EA
405
ECP3-17EA
335
ECP3-17EA
335
ECP3-17EA
405
ECP3-150EA
0.225
ECP3-150EA
0.775
0.775
ECP3-150EA
460
ECP3-70EA/95EA
0.225
ECP3-70EA/95EA
0.775
0.775
ECP3-70EA/95EA
460
ECP3-35EA
0.210
ECP3-35EA
0.790
0.790
3-19
1, 2
-7
-6
Units
250
250
MHz
0.225
0.225
UI
0.775
UI
250
250
MHz
535
535
ps
535
535
ps
250
250
MHz
0.225
0.225
UI
0.775
UI
250
250
MHz
403
471
ps
403
471
ps
325
280
MHz
403
535
ps
403
535
ps
325
250
MHz
425
535
ps
425
535
ps
325
250
MHz
425
535
ps
425
535
ps
325
250
MHz
0.225
0.225
UI
0.775
UI
385
345
MHz
0.225
0.225
UI
0.775
UI
385
311
MHz
0.210
0.210
UI
0.790
UI