AD7495BRM Analog Devices Inc, AD7495BRM Datasheet - Page 20

• Manufacturer Part Number: AD7495BRM
• Description: ADC Single SAR 1MSPS 12-Bit Serial 8-Pin MSOP
• Manufacturer: Analog Devices Inc

Specifications of AD7495BRM

• Package: 8MSOP
• Resolution: 12 Bit
• Sampling Rate: 1000 KSPS
• Architecture: SAR
• Number Of Analog Inputs: 1
• Digital Interface Type: Serial (SPI, QSPI, Microwire)
• Input Type: Voltage
• Signal To Noise Ratio: 68 dB
• Polarity Of Input Voltage: Unipolar
• Rohs Status: RoHS non-compliant
• Number Of Bits: 12
• Sampling Rate (per Second): 1M
• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Converters: 1
• Power Dissipation (max): 10.5mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

AD7475/AD7495
SERIAL INTERFACE
Figure 26 shows the detailed timing diagram for serial inter-
facing to the AD7475/AD7495. The serial clock provides the
conversion clock and also controls the transfer of information
from the AD7475/AD7495 during conversion.
CS initiates the data transfer and conversion process. The falling
edge of CS puts the track-and-hold into hold mode and takes
the bus out of three-state. The analog input is sampled at this
point.
The conversion is also initiated at this point and requires
16 SCLK cycles to complete. Once 13 SCLK falling edges have
elapsed, the track-and-hold goes back into track on the next
SCLK rising edge, as shown in Figure 26 at Point B. On the 16th
SCLK falling edge, the SDATA line goes back into three-state.
If the rising edge of CS occurs before 16 SCLKs have elapsed,
the conversion is terminated and the SDATA line goes back
into three-state, as shown in Figure 27; otherwise SDATA
returns to three-state on the 16th SCLK falling edge, as shown
in Figure 26.
SDATA
SDATA
SCLK
SCLK
THREE-STATE
CS
CS
THREE-STATE
t
t
3
3
t
t
2
2
0
0
1
1
FOUR LEADING ZEROS
FOUR LEADING ZEROS
0
0
2
2
0
0
Figure 27. Serial Interface Timing Diagram — Conversion Termination
3
3
0
0
4
4
DB11
DB11
Figure 26. Serial Interface Timing Diagram
t
t
t
4
t
4
6
6
5
5
t
t
CONVERT
t
CONVERT
t
7
7
DB10
DB10
Rev. B | Page 20 of 24
13
13
B
B
t
Sixteen serial clock cycles are required to perform the con-
version process and to access data from the AD7475/AD7495.
CS going low provides the first leading zero to be read in by the
microcontroller or DSP. The remaining data is then clocked out
by subsequent SCLK falling edges beginning with the second
leading zero; thus the first falling clock edge on the serial clock
has the second leading zero provided. The final bit in the data
transfer is valid on the 16
on the previous (15
In applications with a slower SCLK, it may be possible to read in
data on each SCLK rising edge, although the first leading zero
still has to be read on the first SCLK falling edge after the CS
falling edge. Therefore, the first rising edge of SCLK after the
CS falling edge provides the second leading zero and the 15th
rising SCLK edge has DB0 provided. This method may not
work with most microprocessors/DSPs, but could possibly be
used with FPGAs and ASICs.
DB2
9
DB2
14
14
t
5
DB1
15
15
t
8
DB0
th
) falling edge.
16
16
THREE-STATE
th
THREE-STATE
falling edge, having been clocked out
t
QUIET
t
QUIET