LFE2M20E-6FN484C LATTICE SEMICONDUCTOR, LFE2M20E-6FN484C Datasheet - Page 115

no-image

LFE2M20E-6FN484C

Manufacturer Part Number
LFE2M20E-6FN484C
Description
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet

Specifications of LFE2M20E-6FN484C

Package
484FBGA
Family Name
LatticeECP2M
Device Logic Units
19000
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
304
Ram Bits
1246208

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFE2M20E-6FN484C
Manufacturer:
Lattice
Quantity:
135
Part Number:
LFE2M20E-6FN484C
Manufacturer:
LATTICE
Quantity:
350
Part Number:
LFE2M20E-6FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFE2M20E-6FN484C
Manufacturer:
ALTERA
0
Part Number:
LFE2M20E-6FN484C-5I
Manufacturer:
LATTICE
Quantity:
11
Part Number:
LFE2M20E-6FN484C-5I
Manufacturer:
ALTERA
0
Part Number:
LFE2M20E-6FN484C-5I
Manufacturer:
LATTICE
Quantity:
20 000
LatticeECP2M Pin Information Summary, LFE2M20 and LFE2M35 (Cont.)
Lattice Semiconductor
Available DDR-Interfaces per
I/O Bank
PCI Capable I/Os per Bank
1. Minimum requirement to implement a fully functional 8-bit wide DDR bus. Available DDR interface consists of at least 12 I/Os (1 DQS + 1
DQSB + 8 DQs + 1 DM + Bank VREF1).
1
Pin Type
Bank0
Bank1
Bank2
Bank3
Bank4
Bank5
Bank6
Bank7
Bank8
Bank0
Bank1
Bank2
Bank3
Bank4
Bank5
Bank6
Bank7
Bank8
256 fpBGA 484 fpBGA 256 fpBGA 484 fpBGA 672 fpBGA
4-12
32
20
16
28
0
0
0
0
2
1
0
1
0
0
0
0
0
0
LFE2M20
62
28
40
40
0
0
1
1
4
2
3
2
0
0
0
0
0
0
LatticeECP2/M Family Data Sheet
32
20
16
28
0
0
0
0
2
1
0
1
0
0
0
0
0
0
Pinout Information
LFE2M35
62
28
39
40
0
0
1
1
4
2
1
2
0
0
0
0
0
0
50
60
52
60
0
0
3
2
3
3
2
3
0
0
0
0
0
0

Related parts for LFE2M20E-6FN484C