SLXT973QCA3V Cortina Systems Inc, SLXT973QCA3V Datasheet - Page 51

• Manufacturer Part Number: SLXT973QCA3V
• Manufacturer: Cortina Systems Inc

Specifications of SLXT973QCA3V

• Lead Free Status / RoHS Status: Not Compliant

6.0
.
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
OUI tagged
Message
user page 1
user page 2
user page 3
user page 4
1. a is the acknowledge bit; t is the toggle bit; L is the LFSR.
Next Page
Encoding
Table 14. Next Page Code Word Definitions
D15
Auto Negotiation
The LXT973 PHY supports the IEEE 802.3u auto-negotiation scheme with Next Page capability.
Next Page exchange utilizes Register 7 to send information and Register 8 to receive them. Next
Page exchange can only occur if both ends of the link advertise their ability to exchange Next
Pages.
The LXT973 is configured to make Next Page exchange easier for software. When a Base Page or
Next Page is received, the Page Received Register bit 6.1 remains set until read. When Register bit
6.2 (Next Page Able) is received, it stays set until read. This bit is cleared whenever a new
negotiation occurs. This prevents the user from reading an old value in Register 6 and assuming
there is valid information in Registers 5 and 8. Additionally, Register 6 contains a new bit (Register
bit 6.5) that indicates when the current Received Page is the Base Page. This information is useful
for recognizing when next pages must be re-sent due to the start of a new negotiation process.
Register bit 16.1 and the Page Received bit (Register bit 6.1) are also cleared upon reading Register
6.
1
1
1
1
1
D14
a
a
a
a
a
D13
1
0
0
0
0
D12
0
0
0
0
0
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
D11
t
t
t
t
t
3.10
L.10
D10
2.5
0
0
3.11
D9
2.6
L.9
0
0
3.12
2.7
L.8
L.8
D8
0
3.13
D7
2.8
L.7
L.7
0
3.14
2.9
L.6
L.6
D6
0
3.15
2.10
D5
L.5
L.5
0
2.11
2.0
L.4
L.4
D4
0
2.12
2.1
L.3
L.3
D3
0
2.13 2.14 2.15
D2
2.2
L.2
L.2
1
D1
2.3
L.1
L.1
0
D0
2.4
L.0
L.0
1
51