SLXT973QCA3V Cortina Systems Inc, SLXT973QCA3V Datasheet - Page 67

no-image

SLXT973QCA3V

Manufacturer Part Number
SLXT973QCA3V
Description
Manufacturer
Cortina Systems Inc
Datasheet

Specifications of SLXT973QCA3V

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SLXT973QCA3V
Manufacturer:
INTEL
Quantity:
1 094
Part Number:
SLXT973QCA3V
Manufacturer:
Intel
Quantity:
10 000
Datasheet
Document #: 249426
Revision #: 002
Rev. Date: March 1, 2002
Table 23. Auto-Negotiation Expansion Register (Address 6)
Table 24. Auto-Negotiation Next Page Transmit Register (Address 7)
NOTE: This table contains modifications that are selectable in Intel PHYs. These modifications are used to
7.15
7.14
7.13
1. Refer to
2. Bits that Latch High (LH) or Latch Low (LL) automatically clear when read.
1. Refer to
6.15:6
Bit
6.5
6.4
6.3
6.2
6.1
6.0
Bit
ease the implementation of software Next Page. See separate Intel tutorial/white-paper on the usage
of Next Pages.
Reserved
Base Page
Parallel Detection
Fault
Link Partner Next
Page Able
Next Page Able
Page Received
Link Partner Auto-
Neg Able
Next Page
(NP)
Reserved
Message Page
(MP)
Table 16 on page 61
Table 16 on page 61
Name
Name
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
for Register Bit Descriptions.
for Register Bit Descriptions.
Write as 0, ignore on read
This bit indicates the status of the auto-negotiation
variable, Base Page. It also flags synchronization
with the auto-negotiation state diagram, allowing
detection of interrupted links. This bit is only used if
Register bit 16.1 (Alternate Next Page feature) is
set.
1 = base_page = true
0 = base_page = false
1 = Parallel Detection Fault has occurred.
0 = Parallel Detection Fault has not occurred.
1 = Link partner is Next Page able.
0 = Link partner is not Next Page able.
1 = Local device is Next Page able
0 = Local device is not Next Page able
Indicates that a new page has been received and
the received code word has been loaded into
Register 5 (Base Pages) or Register 8 (Next
Pages) as specified in clause 28 of IEEE 802.3.
This bit is cleared on read. If Register bit 16.1 is set,
the Page Received bit is also cleared when
mr_page_rx = false, or transmit_disable = true.
1 = Link partner is auto-negotiation able.
0 = Link partner is not auto-negotiation able.
1 = Additional Next Pages follow
0 = Last page
Write as 0, ignore on read
1 = Message Page
0 = Unformatted page
Description
Description
RO
RO/LH
Note 2
RO/LH
Note 2
RO
RO
RO/LH
Note 2
RO
Type
Type
R/W
R/W
RO
1
1
Default
Default
0
0
0
0
1
0
0
0
1
0
67

Related parts for SLXT973QCA3V