XC5VLX50T-1FFG665C Xilinx Inc, XC5VLX50T-1FFG665C Datasheet - Page 112

FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part Number
XC5VLX50T-1FFG665C
Description
FPGA, VIRTEX-5 LXT, 50K, 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks
7200
Family Type
Virtex-5
No. Of Speed Grades
1
Total Ram Bits
2211840
No. Of I/o's
360
Clock Management
DCM, PLL
I/o Supply Voltage
3.3V
Operating Frequency Max
550MHz
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Core Supply Voltage Range
1V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1565

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
500
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
5 698
Part Number:
XC5VLX50T-1FFG665C
Quantity:
2 747
Part Number:
XC5VLX50T-1FFG665C
Quantity:
18
Part Number:
XC5VLX50T-1FFG665C
0
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
Quantity:
1 122
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665CES
Quantity:
1 700
Chapter 3: Phase-Locked Loops (PLLs)
Table 3-9: PLL Attributes When in Virtex-4 FPGA PMCD Legacy Mode
Table 3-10: PLL Ports in Virtex-4 FPGA PMCD Legacy Mode
112
PLL_PMCD_MODE
EN_REL
RST_DEASSERT_CLK
Port Name
CLKOUT0
CLKOUT1
CLKOUT2
CLKOUT3
CLKOUT4
CLKFB
CLKIN
REL
RST
Attribute
Output
Output
Output
Output
Output
Input
Input
Input
Input
I/O
Table 3-8: Mapping of Port Names (Continued)
Table 3-9
Table 3-10
Boolean
Boolean
String
Type
Virtex-4 FPGA
Virtex-4 FPGA PMCD legacy mode CLKB input clock to the PMCD.
Virtex-4 FPGA PMCD legacy mode CLKA input clock to the PMCD.
RST is the reset input to the Virtex-4 FPGA PMCD legacy mode. Asserting RST signal
asynchronously forces all outputs Low. Deasserting RST synchronously allows all
outputs to toggle.
REL is the release input to the Virtex-4 FPGA PMCD legacy mode. Asserting the REL
signal releases the divided outputs synchronous to CLKA.
Virtex-4 FPGA PMCD legacy mode CLKB1.
Virtex-4 FPGA PMCD legacy mode CLKA1.
Virtex-4 FPGA PMCD legacy mode CLKA1D2.
Virtex-4 FPGA PMCD legacy mode CLKA1D4.
Virtex-4 FPGA PMCD legacy mode CLKA1D8.
Port Name
CLKC1
CLKD1
CLKB1
shows the PLL attributes in Virtex-4 FPGA PMCD legacy mode.
Allowed Values
TRUE or FALSE
TRUE or FALSE
shows the PLL ports in Virtex-4 FPGA PMCD legacy mode.
RST
REL
CLKA
CLKB
www.xilinx.com
Default
FALSE
FALSE
CLKA
Virtex-5 FPGA
CLKFBOUT
Port Name
REL
n/a
RST
n/a
Enables PLL to act as PMCDs
When in PMCD mode (PLL_PMCD_MODE = TRUE),
specifies release of divided clock CLKA outputs when
the REL input pin is asserted.
When in PMCD mode (PLL_PMCD_MODE = TRUE),
specifies a clock to synchronize with the release of
RST.
Pin Description
Description
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010

Related parts for XC5VLX50T-1FFG665C