XC5VLX50T-1FFG665C Xilinx Inc, XC5VLX50T-1FFG665C Datasheet - Page 159

FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part Number
XC5VLX50T-1FFG665C
Description
FPGA, VIRTEX-5 LXT, 50K, 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks
7200
Family Type
Virtex-5
No. Of Speed Grades
1
Total Ram Bits
2211840
No. Of I/o's
360
Clock Management
DCM, PLL
I/o Supply Voltage
3.3V
Operating Frequency Max
550MHz
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Core Supply Voltage Range
1V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1565

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
500
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
5 698
Part Number:
XC5VLX50T-1FFG665C
Quantity:
2 747
Part Number:
XC5VLX50T-1FFG665C
Quantity:
18
Part Number:
XC5VLX50T-1FFG665C
0
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
Quantity:
1 122
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665CES
Quantity:
1 700
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
ECC Modes Overview
In the standard ECC mode (EN_ECC_READ = TRUE and EN_ECC_WRITE = TRUE), both
encoder and decoder are enabled. During write, 64-bit data and 8-bit ECC generated parity
are stored in the array. The external parity bits are ignored. During read, the 72-bit decoded
data and parity are read out.
The encoder and decoder can be accessed separately for external use in RAMB36SDP. To
use the encoder by itself, send the data in through the DI port and sample the ECCPARITY
output port. To use the decoder by itself, disable the encoder, write the data into the block
RAM and read the corrected data and status bits out of the block RAM. See
(RAMB36SDP)
To use the decoder in ECC decode-only mode, set EN_ECC_WRITE = FALSE and
EN_ECC_READ = TRUE.
The encoder can be used in two ways:
The functionality of the block RAM when using the ECC mode is described as follows:
To use the encoder in standard ECC mode, set (EN_ECC_WRITE = TRUE and
EN_ECC_READ = TRUE). In this mode, the DI setup time is smaller but the clock-to-
out for ECCPARITY is larger.
To use the encoder-only mode, set (EN_ECC_WRITE = TRUE and
EN_ECC_READ = FALSE). In this mode, the DI setup time is larger but the clock-to-
out for ECCPARITY is smaller.
The block RAM ports still have independent address, clocks, and enable inputs, but
one port is a dedicated write port, and the other is a dedicated read port (simple dual-
port).
DO represents the read data after correction.
DO stays valid until the next active read operation.
Simultaneous decoding and encoding, even with asynchronous clocks, is allowed, but
requires careful clock timing if read and write addresses are identical.
The NO_CHANGE or WRITE_FIRST modes of the normal block RAM operation are
not applicable to the ECC configuration.
Attributes.
www.xilinx.com
Built-in Error Correction
Block RAM
159

Related parts for XC5VLX50T-1FFG665C