XC5VLX50T-1FFG665C Xilinx Inc, XC5VLX50T-1FFG665C Datasheet - Page 165

• Manufacturer Part Number: XC5VLX50T-1FFG665C
• Description: FPGA, VIRTEX-5 LXT, 50K, 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665C

• No. Of Logic Blocks: 7200
• Family Type: Virtex-5
• No. Of Speed Grades: 1
• Total Ram Bits: 2211840
• No. Of I/o's: 360
• Clock Management: DCM, PLL
• I/o Supply Voltage: 3.3V
• Operating Frequency Max: 550MHz
• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 665-BBGA, FCBGA
• Core Supply Voltage Range: 1V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1565

X-Ref Target - Figure 4-31
X-Ref Target - Figure 4-32
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
(Decode Only Mode)
ECC Modes of Operation
(Register Mode)
(Register Mode)
(Register Mode)
(Register Mode)
ECCPARITY[7:0]
RDADDR[8:0]
(Latch Mode)
(Latch Mode)
(Latch Mode)
(Latch Mode)
WRADDR[8:0]
DBITERR
DBITERR
SBITERR
SBITERR
DOP[7:0]
DOP[7:0]
DO[63:0]
DO[63:0]
RDCLK
RDEN
WRCLK
DIP[7:0]
DI[63:0]
WREN
There are three types of ECC operation: standard, encode only, and decode only. The
standard ECC mode uses both the encoder and decoder.
The various modes of ECC operation in both block RAM and FIFO are shown in
Figure 4-31
supplied by the user. The FIFO WRADDR and RDADDR addresses are generated
internally from the write counter and read counter.
T1W
and
TRCCK_EN
TRCCK_ADDR
TRCCK_DI_ECC
Figure 4-31: ECC Write Operation
Figure 4-32: ECC Read Operation
TRCKO_ECC_PARITY
T1R
PA
Figure
A
a
TRCCK_EN
PA
TRCCK_ADDR
a
4-32. The block RAM WRADDR and RDADDR address inputs are
T2W
TRCKO_DO (Latch Mode)
www.xilinx.com
TRCKO_ECC_SBITERR (Latch Mode)
Single Bit Error
PA
A
T2R
PB
B
b
PB
TRCKO_DO (Register Mode)
TRCKO_ECC_SBITERR (Register Mode)
Single Bit Error
b
T3W
TRCKO_ECC_DBITERR (Latch Mode)
PA
Double Bit Error
A
PB
B
T3R
PC
C
c
PC
TRCKO_ECC_DBITERR (Register Mode)
Double Bit Error
c
T4W
PB
B
PC
C
Built-in Error Correction
T4R
PD
D
d
ug190_4_33_020707
PD
ug190_4_32_022307
d
PC
C
T5W
165