XC5VLX50T-1FFG665C Xilinx Inc, XC5VLX50T-1FFG665C Datasheet - Page 229

FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part Number
XC5VLX50T-1FFG665C
Description
FPGA, VIRTEX-5 LXT, 50K, 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks
7200
Family Type
Virtex-5
No. Of Speed Grades
1
Total Ram Bits
2211840
No. Of I/o's
360
Clock Management
DCM, PLL
I/o Supply Voltage
3.3V
Operating Frequency Max
550MHz
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Core Supply Voltage Range
1V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1565

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
500
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
5 698
Part Number:
XC5VLX50T-1FFG665C
Quantity:
2 747
Part Number:
XC5VLX50T-1FFG665C
Quantity:
18
Part Number:
XC5VLX50T-1FFG665C
0
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
Quantity:
1 122
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665CES
Quantity:
1 700
Table 6-3: Virtex-5 Device DCI I/O Standards
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
LVDCI
HSLVDCI
LVDCI_DV2 HSTL_II_DCI
GTL_DCI
GTLP_DCI
DCI in Virtex-5 Device I/O Standards
HSTL_I_DCI
HSTL_I_DCI_18
HSTL_II_DCI_18
HSTL_II_T_DCI
HSTL_II_T_DCI_18
Figure 6-15
X-Ref Target - Figure 6-15
DCI works with single-ended I/O standards. DCI supports the standards shown in
Table
To correctly use DCI in a Virtex-5 device, users must follow the following rules:
1.
2.
3.
V
IOSTANDARDs in that bank.
Correct DCI I/O buffers must be used in the software either by using IOSTANDARD
attributes or instantiations in the HDL code.
Some DCI standards require connecting the external reference resistors to the
multipurpose pins (VRN and VRP) in the bank. Where this is required, these two
multipurpose pins cannot be used as general-purpose I/O. Refer to the Virtex-5 FPGA
pinout tables for the specific pin locations. Pin VRN must be pulled up to V
reference resistor. Pin VRP must be pulled down to ground by its reference resistor.
Some DCI standards do not require connecting the external reference resistors to the
VRP/VRN pins. When these DCI-based I/O standards are the only ones in a bank, the
the VRP and VRN pins in that bank can be used as general-purpose I/O.
Figure 6-15: Driver with Termination to V
CCO
6-3.
DIFF_HSTL_I_DCI
DIFF_HSTL_I_DCI_18
DIFF_HSTL_II_DCI
DIFF_HSTL_II_DCI_18 HSTL_IV_DCI_18
pins must be connected to the appropriate V
illustrates a driver with split termination inside a Virtex-5 device.
www.xilinx.com
HSTL_III_DCI
HSTL_IV_DCI
HSTL_III_DCI_18
Virtex-5 DCI
V
CCO
2R
2R
IOB
SelectIO Resources General Guidelines
CCO
SSTL2_I_DCI
SSTL2_II_DCI
SSTL18_I_DCI
SSTL18_II_DCI
SSTL2_II_T_DCI
SSTL18_II_T_DCI
/2 Using DCI Split Termination
Z
CCO
UG190_6_13_021206
0
voltage based on the
DIFF_SSTL2_I_DCI
DIFF_SSTL2_II_DCI
DIFF_SSTL18_I_DCI
DIFF_SSTL18_II_DCI
CCO
by its
229

Related parts for XC5VLX50T-1FFG665C