XC5VLX50T-1FFG665C Xilinx Inc, XC5VLX50T-1FFG665C Datasheet - Page 26

FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part Number
XC5VLX50T-1FFG665C
Description
FPGA, VIRTEX-5 LXT, 50K, 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks
7200
Family Type
Virtex-5
No. Of Speed Grades
1
Total Ram Bits
2211840
No. Of I/o's
360
Clock Management
DCM, PLL
I/o Supply Voltage
3.3V
Operating Frequency Max
550MHz
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Core Supply Voltage Range
1V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1565

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
500
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
5 698
Part Number:
XC5VLX50T-1FFG665C
Quantity:
2 747
Part Number:
XC5VLX50T-1FFG665C
Quantity:
18
Part Number:
XC5VLX50T-1FFG665C
0
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
Quantity:
1 122
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665CES
Quantity:
1 700
Chapter 1: Clock Resources
Global Clocking Resources
26
Global Clock Inputs
Clock Gating for Power Savings
Global Clock Input Buffer Primitives
Global clocks are a dedicated network of interconnect specifically designed to reach all
clock inputs to the various resources in an FPGA. These networks are designed to have low
skew and low duty cycle distortion, low power, and improved jitter tolerance. They are
also designed to support very high frequency signals.
Understanding the signal path for a global clock expands the understanding of the various
global clock resources. The global clocking resources and network consist of the following
paths and components:
Virtex-5 FPGAs contain specialized global clock input locations for use as regular user
I/Os if not used as clock inputs. There are 20 global clock inputs per device. Clock inputs
can be configured for any I/O standard, including differential I/O standards. Each clock
input can be either single-ended or differential. All 20 clock inputs can be differential if
desired. When used as outputs, global clock input pins can be configured for any output
standard. Each global clock input pin supports any single-ended output standard or any
output differential standard.
The primitives in
Table 1-1: Clock Buffer Primitives
These two primitives work in conjunction with the Virtex-5 FPGA I/O resource by setting
the IOSTANDARD attribute to the desired standard. Refer to
Table 6-39
The Virtex-5 FPGA clock architecture provides a straightforward means of implementing
clock gating for the purposes of powering down portions of a design. Most designs contain
several unused BUFGCE resources. A clock can drive a BUFGCE input, and a BUFGCE
output can drive distinct regions of logic. For example, if all the logic that is required to
always be operating is constrained to a few clocking regions, then the BUFGCE output can
drive those regions. Toggling the enable of the BUFGCE provides a simple means of
stopping all dynamic power consumption in the logic regions available for power savings.
The Xilinx Power Estimator (XPE) or the Xilinx Power Analyzer (XPower) tools are used to
estimate power savings. The difference is calculated by setting the frequency on the
corresponding clock net to 0 MHz or providing the appropriate stimulus data to the tool.
IBUFG
IBUFGDS
Global Clock Inputs
Global Clock Buffers
Clock Tree and Nets - GCLK
Clock Regions
Primitive
for a complete list of possible I/O standards.
Table 1-1
www.xilinx.com
are different configurations of the input clock I/O input buffer.
Input
I, IB
I
Output
O
O
Input clock buffer for single-ended I/O
Input clock buffer for differential I/O
Chapter 6, I/O Compatibility
Description
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010

Related parts for XC5VLX50T-1FFG665C