XC5VLX50T-1FFG665C Xilinx Inc, XC5VLX50T-1FFG665C Datasheet - Page 304

• Manufacturer Part Number: XC5VLX50T-1FFG665C
• Description: FPGA, VIRTEX-5 LXT, 50K, 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665C

• No. Of Logic Blocks: 7200
• Family Type: Virtex-5
• No. Of Speed Grades: 1
• Total Ram Bits: 2211840
• No. Of I/o's: 360
• Clock Management: DCM, PLL
• I/o Supply Voltage: 3.3V
• Operating Frequency Max: 550MHz
• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 665-BBGA, FCBGA
• Core Supply Voltage Range: 1V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1565

Chapter 6: SelectIO Resources
304
Mixing Techniques
The connection scheme shown in
performance may be degraded by R
value and performance with an IBIS simulation.
X-Ref Target - Figure 6-93
When designing with the LVDCI_33 standard:
•
•
•
In addition, changing the slew rate from fast to slow and/or reducing the current drive
could significantly reduce overshoot and undershoot.
The Virtex-5 FPGA PCB Designer’s Guide contains additional design information to assist
PCB designers and signal integrity engineers.
Regulating V
The following section discusses alternatives for managing overshoot and undershoot for
LVTTL, LVCMOS33, and PCI applications.
When V
limits any overshoot higher than 3.5V before reaching the absolute maximum level of
4.05V. In addition, instead of –0.3V when V
corresponding to V
undershoot before reaching the lower absolute maximum limit.
As a result, lowering V
for all supported 3.3 V standards, including LVCMOS_33, LVTTL, LVDCI_33, and PCI.
Either using LVDCI_33 standard or lowering the V
address overshoot and undershoot. It is also acceptable to combine both methods. When
V
The VRP and VRN values should always be the same as the board trace impedance.
CCO
The output drive strength and slew rates are not programmable. The output
impedance references the VRP and VRN resistors, and the output current is
determined by the output impedance.
If only LVDCI_33 inputs are used, it is not necessary to connect VRP and VRN to
external reference resistors. The implementation pad report does not record VRP and
VRN being used. External reference resistors are required only if LVDCI_33 outputs
are present in a bank.
LVDCI_33 is compatible with LVTTL and LVCMOS standards only.
is lowered to 3.0V, it is not necessary to adjust the reference resistors VRP and VRN.
CCO
is lowered to 3.0V, the power clamp diode turns on at about 3.5V. Therefore it
CCO
OBUFT_LVDCI_33
IBUF_LVDCI
Virtex-5
CCO
FPGA
at 3.0V
CCO
= 3.0V is –1.05V. In this case, the ground clamp diode clips
Figure 6-93: 3.3V I/O Configuration
www.xilinx.com
to 3.0V addresses the overshoot and undershoot specifications
Figure 6-93
0
. Therefore, it is also recommended to verify the R
Z
0
CCO
is for a bidirectional bus scenario. The signal
= 3.75V, the lower absolute maximum limit
CCO
R
0
to 3.0V is a good approach to
External Device
ug190_6_87_030506
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
0