XC5VLX50T-1FFG665C Xilinx Inc, XC5VLX50T-1FFG665C Datasheet - Page 325

• Manufacturer Part Number: XC5VLX50T-1FFG665C
• Description: FPGA, VIRTEX-5 LXT, 50K, 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665C

• No. Of Logic Blocks: 7200
• Family Type: Virtex-5
• No. Of Speed Grades: 1
• Total Ram Bits: 2211840
• No. Of I/o's: 360
• Clock Management: DCM, PLL
• I/o Supply Voltage: 3.3V
• Operating Frequency Max: 550MHz
• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 665-BBGA, FCBGA
• Core Supply Voltage Range: 1V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1565

Input/Output Delay Element (IODELAY)
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Every I/O block contains a programmable absolute delay element called IODELAY. The
IODELAY can be connected to an ILOGIC/ISERDES or OLOGIC/OSERDES block or both.
IODELAY is a 64-tap, wraparound, delay element with a calibrated tap resolution. See the
Virtex-5 FPGA Data Sheet. It can be applied to the combinatorial input path, registered
input path, combinatorial output path, or registered output path. It can also be accessed
directly in the fabric. IODELAY allows incoming signals to be delayed on an individual
basis. The tap delay resolution is varied by selecting an IDELAYCTRL reference clock from
the range specified in the Virtex-5 FPGA Data Sheet. The IODELAY resource can function as
IDELAY, ODELAY, or bidirectional delay.
When used as IDELAY, the data input comes from either IBUF or the fabric and the output
goes to ILOGIC/ISERDES. There are three modes of operation available:
•
•
•
When used as ODELAY, the data input comes from OLOGIC/OSERDES and the data
output goes to OBUF. There is a single mode of operation:
•
When used as bidirectional delay, the IOB is configured in bidirectional mode. IODELAY
alternately delays the data on the input path and output path. There are two modes of
operation:
•
Zero-hold time delay mode (IDELAY_TYPE = DEFAULT)
This mode of operation allows backward compatibility for designs using the zero-hold
time delay feature in Virtex-II, Virtex-II Pro and Virtex-4 devices. This delay element is
used to provide non-positive hold times when global clocks are used without DCMs to
capture data (pin-to-pin parameters). When used in this mode, the IDELAYCTRL
primitive does not need to be instantiated. See
Guidelines
Fixed delay mode (IDELAY_TYPE = FIXED)
In the fixed delay mode, the delay value is preset at configuration to the tap number
determined by the attribute IDELAY_VALUE. Once configured, this value cannot be
changed. When used in this mode, the IDELAYCTRL primitive must be instantiated.
See
Variable delay mode (IDELAY_TYPE = VARIABLE)
In the variable delay mode, the delay value can be changed after configuration by
manipulating the control signals CE and INC. When used in this mode, the
IDELAYCTRL primitive must be instantiated. See
Guidelines
Fixed delay output mode
In the fixed delay output mode, the delay value is preset at configuration to the tap
number determined by the attribute ODELAY_VALUE. Once configured, this value
cannot be changed. When used in this mode, the IDELAYCTRL primitive must be
instantiated. See
Fixed IDELAY (IDELAY_TYPE = FIXED) and fixed ODELAY mode
In this mode, both the values for IDELAY and ODELAY are preset at configuration and
are determined by the IDELAY_VALUE and ODELAY_VALUE attributes. Once
configured, this value cannot be changed. When used in this mode, the IDELAYCTRL
primitive must be instantiated. See
more details.
IDELAYCTRL Usage and Design Guidelines
for more details.
for more details.
IDELAYCTRL Usage and Design Guidelines
www.xilinx.com
IDELAYCTRL Usage and Design Guidelines
Input/Output Delay Element (IODELAY)
IDELAYCTRL Usage and Design
for more details.
IDELAYCTRL Usage and Design
for more details.
for
325