FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 11/91

Download datasheet (3Mb)Embed
PrevNext
Table 17: Processor Block DMA0 Switching Characteristics
Clock Name
Description
Clock-to-out and setup relative to clock
T
CK_CONTROL
T
CK_DATA
T
CONTROL_CK
T
DATA_CK
Table 18: Processor Block DMA1 Switching Characteristics
Clock Name
Description
Clock-to-out and setup relative to clock
T
CK_CONTROL
T
CK_DATA
T
CONTROL_CK
T
DATA_CK
Table 19: Processor Block DMA2 Switching Characteristics
Clock Name
Description
Clock-to-out and setup relative to clock
T
CK_CONTROL
T
CK_DATA
T
CONTROL_CK
T
DATA_CK
Table 20: Processor Block DMA3 Switching Characteristics
Clock Name
Description
Clock-to-out and setup relative to clock
T
CK_CONTROL
T
CK_DATA
T
CONTROL_CK
T
DATA_CK
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Reference Clock
-3
CPMDMA0LLCLK
1.256
CPMDMA0LLCLK
1.312
CPMDMA0LLCLK
0.453
CPMDMA0LLCLK
–0.105
Reference Clock
-3
CPMDMA1LLCLK
1.127
CPMDMA1LLCLK
1.266
CPMDMA1LLCLK
0.447
CPMDMA1LLCLK
–0.014
Reference Clock
-3
CPMDMA2LLCLK
1.101
CPMDMA2LLCLK
1.127
CPMDMA2LLCLK
0.771
CPMDMA2LLCLK
0.135
Reference Clock
-3
CPMDMA3LLCLK
1.094
CPMDMA3LLCLK
1.056
CPMDMA3LLCLK
0.636
CPMDMA3LLCLK
0.087
www.xilinx.com
Speed Grade
Units
-2
-1
1.42
1.665
ps
1.472
1.712
ps
0.558
0.716
ps
–0.105
–0.104
ps
Speed Grade
Units
-2
-1
1.266
1.474
ps
1.418
1.645
ps
0.555
0.717
ps
0.01
0.046
ps
Speed Grade
Units
-2
-1
1.235
1.437
ps
1.262
1.463
ps
0.924
1.155
ps
0.142
0.168
ps
Speed Grade
Units
-2
-1
1.242
1.462
ps
1.184
1.376
ps
0.767
0.965
ps
0.119
0.116
ps
11