FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 37/91

Download datasheet (3Mb)Embed
PrevNext
I/O Standard Adjustment Measurement Methodology
Input Delay Measurements
Table 58
shows the test setup parameters used for measuring input delay.
Table 58: Input Delay Measurement Methodology
Description
LVTTL (Low-Voltage Transistor-Transistor Logic) LVTTL
LVCMOS (Low-Voltage CMOS), 3.3V
LVCMOS, 2.5V
LVCMOS, 1.8V
LVCMOS, 1.5V
LVCMOS, 1.2V
PCI (Peripheral Component Interconnect),
33 MHz, 3.3V
PCI, 66 MHz, 3.3V
PCI-X, 133 MHz, 3.3V
GTL (Gunning Transceiver Logic)
GTL Plus
HSTL (High-Speed Transceiver Logic),
Class I & II
HSTL, Class III & IV
HSTL, Class I & II, 1.8V
HSTL, Class III & IV, 1.8V
SSTL (Stub Terminated Transceiver Logic),
Class I & II, 3.3V
SSTL, Class I & II, 2.5V
SSTL, Class I & II, 1.8V
AGP-2X/AGP (Accelerated Graphics Port)
LVDS (Low-Voltage Differential Signaling), 2.5V LVDS_25
LVDSEXT (LVDS Extended Mode), 2.5V
LDT (HyperTransport), 2.5V
LVPECL (Low-Voltage Positive Emitter-Coupled
Logic), 2.5V
Notes:
1.
The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay
measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI
standards are the same for the corresponding non-DCI standards.
2.
Input waveform switches between V
and V
L
3.
Measurements are made at typical, minimum, and maximum V
listed are typical.
4.
Input voltage level from which measurement starts.
5.
This is an input voltage reference that bears no relation to the V
6.
The value given is the differential input voltage.
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
(1,2)
I/O Standard Attribute
V
L
0
LVCMOS33
0
LVCMOS25
0
LVCMOS18
0
LVCMOS15
0
LVCMOS12
0
PCI33_3
PCI66_3
PCIX
GTL
V
– 0.2
REF
GTLP
V
– 0.2
REF
HSTL_I, HSTL_II
V
– 0.5
REF
HSTL_III, HSTL_IV
V
– 0.5
REF
HSTL_I_18, HSTL_II_18
V
– 0.5
REF
HSTL_III_18, HSTL_IV_18
V
– 0.5
REF
SSTL3_I, SSTL3_II
V
– 1.00
REF
SSTL2_I, SSTL2_II
V
– 0.75
REF
SSTL18_I, SSTL18_II
V
– 0.5
REF
AGP
V
– (0.2 xV
REF
1.2 – 0.125
LVDSEXT_25
1.2 – 0.125
LDT_25
0.6 – 0.125
LVPECL_25
1.15 – 0.3
.
H
values. Reported delays reflect worst case of these measurements. V
REF
/ V
parameters found in IBIS models and/or noted in
REF
MEAS
www.xilinx.com
(1,2)
(1,4,5)
V
V
H
MEAS
3.0
1.4
3.3
1.65
2.5
1.25
1.8
0.9
1.5
0.75
1.2
0.6
Per PCI™ Specification
Per PCI Specification
Per PCI-X™ Specification
V
+ 0.2
V
REF
REF
V
+ 0.2
V
REF
REF
V
+ 0.5
V
REF
REF
V
+ 0.5
V
REF
REF
V
+ 0.5
V
REF
REF
V
+ 0.5
V
REF
REF
V
+ 1.00
V
REF
REF
V
+ 0.75
V
REF
REF
V
+ 0.5
V
REF
REF
) V
+ (0.2 xV
)
V
AGP Spec
CCO
REF
CCO
REF
(6)
1.2 + 0.125
0
(6)
1.2 + 0.125
0
(6)
0.6 + 0.125
0
(6)
1.15 – 0.3
0
Figure
11.
(1,3,5)
V
REF
0.80
1.0
0.75
0.90
0.90
1.08
1.5
1.25
0.90
values
REF
37