FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 40/91

Download datasheet (3Mb)Embed
PrevNext
Input/Output Logic Switching Characteristics
Table 60: ILOGIC Switching Characteristics
Symbol
Setup/Hold
T
/T
CE1 pin Setup/Hold with respect to CLK
ICE1CK
ICKCE1
T
/T
SR/REV pin Setup/Hold with respect to CLK
ISRCK
ICKSR
T
/T
D pin Setup/Hold with respect to CLK without Delay
IDOCK
IOCKD
T
/T
DDLY pin Setup/Hold with respect to CLK (using IODELAY)
IDOCKD
IOCKDD
Combinatorial
T
D pin to O pin propagation delay, no Delay
IDI
T
DDLY pin to O pin propagation delay (using IODELAY)
IDID
Sequential Delays
T
D pin to Q1 pin using flip-flop as a latch without Delay
IDLO
T
DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY)
IDLOD
T
CLK to Q outputs
ICKQ
T
SR/REV pin to OQ/TQ out
RQ
T
Global Set/Reset to Q outputs
GSRQ
Set/Reset
T
Minimum Pulse Width, SR/REV inputs
RPW
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Description
www.xilinx.com
Speed Grade
Units
-3
-2
-1
0.43
0.49
0.59
ns
–0.24
–0.24
–0.24
0.85
1.00
1.22
ns
–0.20
–0.20
–0.20
0.34
0.37
0.39
ns
–0.12
–0.12
–0.12
0.31
0.33
0.36
ns
–0.09
–0.09
–0.08
0.24
0.26
0.30
ns
0.20
0.22
0.26
ns
0.44
0.50
0.58
ns
0.41
0.46
0.55
ns
0.47
0.52
0.60
ns
1.12
1.28
1.53
ns
7.30
7.30
10.10
ns
0.78
0.95
1.20
ns, Min
40