FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 42/91

Download datasheet (3Mb)Embed
PrevNext
Input Serializer/Deserializer Switching Characteristics
Table 62: ISERDES Switching Characteristics
Symbol
Setup/Hold for Control Lines
T
/ T
BITSLIP pin Setup/Hold with respect to CLKDIV
ISCCK_BITSLIP
ISCKC_BITSLIP
(2)
T
/ T
CE pin Setup/Hold with respect to CLK (for CE1)
ISCCK_CE
ISCKC_CE
(2)
T
/ T
CE pin Setup/Hold with respect to CLKDIV (for CE2)
ISCCK_CE2
ISCKC_CE2
Setup/Hold for Data Lines
T
/T
D pin Setup/Hold with respect to CLK
ISDCK_D
ISCKD_D
T
/T
DDLY pin Setup/Hold with respect to CLK (using
ISDCK_DDLY
ISCKD_DDLY
IODELAY)
T
/T
D pin Setup/Hold with respect to CLK at DDR mode
ISDCK_DDR
ISCKD_DDR
T
D pin Setup/Hold with respect to CLK at DDR mode
ISDCK_DDLY_DDR
T
(using IODELAY)
ISCKD_DDLY_DDR
Sequential Delays
T
CLKDIV to out at Q pin
ISCKO_Q
Propagation Delays
T
D input to DO output pin
ISDO_DO
Notes:
1.
Recorded at 0 tap value.
2.
T
and T
are reported as T
ISCCK_CE2
ISCKC_CE2
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Description
/T
in TRACE report.
ISCCK_CE
ISCKC_CE
www.xilinx.com
Speed Grade
Units
-3
-2
-1
0.10
0.11
0.12
ns
0.00
0.00
0.00
0.43
0.49
0.59
ns
–0.24
–0.24
–0.24
0.03
0.04
0.06
ns
0.11
0.13
0.15
0.34
0.37
0.39
ns
–0.12
–0.12
–0.12
0.31
0.33
0.36
ns
–0.09
–0.09
–0.08
0.34
0.37
0.39
ns
–0.12
–0.12
–0.12
0.31
0.33
0.36
ns
–0.09
–0.09
–0.08
0.46
0.51
0.60
ns
0.20
0.22
0.26
ns
42