FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 53/91

Download datasheet (3Mb)Embed
PrevNext
Clock Buffers and Networks
Table 71: Global Clock Switching Characteristics (Including BUFGCTRL)
Symbol
(1)
T
/T
CE pins Setup/Hold
BCCCK_CE
BCCKC_CE
(1)
T
/T
S pins Setup/Hold
BCCCK_S
BCCKC_S
BUFGCTRL delay from
(2)
T
BCCKO_O
I0/I1 to O
Maximum Frequency
F
Global clock tree (BUFG)
MAX
Notes:
1.
T
and T
must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
BCCCK_CE
BCCKC_CE
parameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times
are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between
clocks.
2.
T
(BUFG delay from I0 to O) values are the same as T
BGCKO_O
Table 72: Input/Output Clock Switching Characteristics (BUFIO)
Symbol
T
Clock to out delay from I to O
BUFIOCKO_O
Maximum Frequency
F
I/O clock tree (BUFIO)
MAX
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Description
Devices
All
All
LX20T
LX30, LX30T, LX50, LX50T,
LX85, LX85T, LX110, LX110T,
SX35T, SX50T, FX70T,
FX100T, and FX130T
FX30T
LX155 and LX155T
LX220, LX220T, LX330,
LX330T, SX95T, SX240T,
TX150T, TX240T, and FX200T
LX20T
LX30, LX30T, LX50, LX50T,
LX85, LX85T, LX110, LX110T,
SX35T, SX50T, FX30T, and
FX70T
LX155, LX155T, and FX100T
FX130T
LX220, LX220T, LX330,
LX330T, SX95T, SX240T,
TX150T, TX240T, and FX200T
values.
BCCKO_O
Description
www.xilinx.com
Speed Grade
Units
-3
-2
-1
0.27
0.27
0.31
ns
0.00
0.00
0.00
0.27
0.27
0.31
ns
0.00
0.00
0.00
N/A
0.24
0.30
ns
0.19
0.22
0.25
ns
0.23
0.23
0.25
ns
0.12
0.14
0.30
ns
N/A
0.22
0.25
ns
N/A
667
600
MHz
710
667
600
MHz
650
600
550
MHz
550
500
450
MHz
N/A
500
450
MHz
Speed Grade
Units
-3
-2
-1
1.08
1.16
1.29
ns
710
710
644
MHz
53