XC5VLX50T-1FFG665C Xilinx Inc, XC5VLX50T-1FFG665C Datasheet - Page 81

FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part Number
XC5VLX50T-1FFG665C
Description
FPGA, VIRTEX-5 LXT, 50K, 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks
7200
Family Type
Virtex-5
No. Of Speed Grades
1
Total Ram Bits
2211840
No. Of I/o's
360
Clock Management
DCM, PLL
I/o Supply Voltage
3.3V
Operating Frequency Max
550MHz
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Core Supply Voltage Range
1V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1565

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
500
Part Number:
XC5VLX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
5 698
Part Number:
XC5VLX50T-1FFG665C
Quantity:
2 747
Part Number:
XC5VLX50T-1FFG665C
Quantity:
18
Part Number:
XC5VLX50T-1FFG665C
0
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
Quantity:
1 122
Part Number:
XC5VLX50T-1FFG665C4060
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG665CES
Quantity:
1 700
Table 97: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode
DS202 (v5.3) May 5, 2010
Product Specification
Example Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin,
situations where clock and data inputs conform to different standards, adjust the setup and hold values accordingly using the values
shown in
T
T
PSDCMPLL_0
PHDCMPLL_0
Symbol
IOB Switching Characteristics, page
/
No Delay Global Clock and IFF
PLL in Source-Synchronous Mode
Description
32.
(2)
with DCM and
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
XC5VLX20T
XC5VLX30
XC5VLX30T
XC5VLX50
XC5VLX50T
XC5VLX85
XC5VLX85T
XC5VLX110
XC5VLX110T
XC5VLX155
XC5VLX155T
XC5VLX220
XC5VLX220T
XC5VLX330
XC5VLX330T
XC5VSX35T
XC5VSX50T
XC5VSX95T
XC5VSX240T
Device
(1)
Using DCM, PLL, and Global Clock Buffer. For
0.45
0.54
0.45
0.54
0.43
0.56
0.43
0.56
0.40
0.68
0.39
0.68
0.38
0.74
0.38
0.74
0.24
1.00
0.24
1.00
0.44
0.72
0.41
0.74
N/A
N/A
N/A
N/A
N/A
N/A
N/A
- 3
Speed Grade
0.32
0.56
0.46
0.54
0.46
0.54
0.44
0.56
0.44
0.56
0.42
0.68
0.42
0.68
0.41
0.74
0.41
0.74
0.29
1.00
0.29
1.00
0.36
1.23
0.36
1.23
0.34
1.40
0.36
1.40
0.46
0.72
0.43
0.74
0.41
0.98
0.35
1.47
- 2
0.33
0.63
0.46
0.57
0.46
0.57
0.44
0.59
0.44
0.59
0.42
0.71
0.42
0.71
0.41
0.78
0.41
0.78
0.33
1.04
0.33
1.04
0.38
1.27
0.38
1.27
0.37
1.46
0.38
1.46
0.46
0.75
0.43
0.77
0.41
1.02
0.38
1.53
- 1
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
81

Related parts for XC5VLX50T-1FFG665C