FPGA, VIRTEX-5 LXT, 50K, 665FCBGA

XC5VLX50T-1FFG665C

Manufacturer Part NumberXC5VLX50T-1FFG665C
DescriptionFPGA, VIRTEX-5 LXT, 50K, 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 LXT
XC5VLX50T-1FFG665C datasheets
Product Change Notification
 


Specifications of XC5VLX50T-1FFG665C

No. Of Logic Blocks7200Family TypeVirtex-5
No. Of Speed Grades1Total Ram Bits2211840
No. Of I/o's360Clock ManagementDCM, PLL
I/o Supply Voltage3.3VOperating Frequency Max550MHz
Number Of Logic Elements/cells46080Number Of Labs/clbs3600
Number Of I /o360Voltage - Supply0.95 V ~ 1.05 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case665-BBGA, FCBGACore Supply Voltage Range1V
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
For Use WithHW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5Number Of Gates-
Other names122-1565  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
Page 81/91

Download datasheet (3Mb)Embed
PrevNext
Table 97: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode
Symbol
Example Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin,
situations where clock and data inputs conform to different standards, adjust the setup and hold values accordingly using the values
shown in
IOB Switching Characteristics, page
T
/
No Delay Global Clock and IFF
PSDCMPLL_0
T
PLL in Source-Synchronous Mode
PHDCMPLL_0
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Description
Device
32.
(2)
with DCM and
XC5VLX20T
XC5VLX30
XC5VLX30T
XC5VLX50
XC5VLX50T
XC5VLX85
XC5VLX85T
XC5VLX110
XC5VLX110T
XC5VLX155
XC5VLX155T
XC5VLX220
XC5VLX220T
XC5VLX330
XC5VLX330T
XC5VSX35T
XC5VSX50T
XC5VSX95T
XC5VSX240T
www.xilinx.com
Speed Grade
- 3
- 2
- 1
(1)
Using DCM, PLL, and Global Clock Buffer. For
N/A
0.32
0.33
0.56
0.63
0.45
0.46
0.46
0.54
0.54
0.57
0.45
0.46
0.46
0.54
0.54
0.57
0.43
0.44
0.44
0.56
0.56
0.59
0.43
0.44
0.44
0.56
0.56
0.59
0.40
0.42
0.42
0.68
0.68
0.71
0.39
0.42
0.42
0.68
0.68
0.71
0.38
0.41
0.41
0.74
0.74
0.78
0.38
0.41
0.41
0.74
0.74
0.78
0.24
0.29
0.33
1.00
1.00
1.04
0.24
0.29
0.33
1.00
1.00
1.04
N/A
0.36
0.38
1.23
1.27
N/A
0.36
0.38
1.23
1.27
N/A
0.34
0.37
1.40
1.46
N/A
0.36
0.38
1.40
1.46
0.44
0.46
0.46
0.72
0.72
0.75
0.41
0.43
0.43
0.74
0.74
0.77
N/A
0.41
0.41
0.98
1.02
N/A
0.35
0.38
1.47
1.53
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
81