PIC16F1507-I/SS Microchip Technology, PIC16F1507-I/SS Datasheet - Page 87

3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SSOP .209in TUBE

PIC16F1507-I/SS

Manufacturer Part Number
PIC16F1507-I/SS
Description
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SSOP .209in TUBE
Manufacturer
Microchip Technology
Series
PIC® 16Fr

Specifications of PIC16F1507-I/SS

Processor Series
PIC16
Core
PIC16F
Data Bus Width
8 bit
Program Memory Type
Flash
Program Memory Size
3.5 KB
Data Ram Size
128 B
Interface Type
ICSP
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
18
Number Of Timers
3
Operating Supply Voltage
2.3 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SSOP-20
Minimum Operating Temperature
- 40 C
Operating Temperature Range
- 40 C to + 85 C
Supply Current (max)
30 uA
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
-
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
17
Eeprom Size
-
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.3 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F1507-I/SS
Manufacturer:
MICROCHIP
Quantity:
5 000
Part Number:
PIC16F1507-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F1507-I/SS
0
PIC16(L)F1507
10.2.3
While executing code, program memory can only be
erased by rows. To erase a row:
1.
2.
3.
4.
5.
See
After the “BSF PMCON1,WR” instruction, the processor
requires two cycles to set up the erase operation. The
user must place two NOP instructions immediately fol-
lowing the WR bit set instruction. The processor will
halt internal operations for the typical 2 ms erase time.
This is not Sleep mode as the clocks and peripherals
will continue to run. After the erase cycle, the processor
will resume operation with the third instruction after the
PMCON1 write instruction.
DS41586A-page 87
Load the PMADRH:PMADRL register pair with
any address within the row to be erased.
Clear the CFGS bit of the PMCON1 register.
Set the FREE and WREN bits of the PMCON1
register.
Write 55h, then AAh, to PMCON2 (Flash
programming unlock sequence).
Set control bit WR of the PMCON1 register to
begin the erase operation.
Example
ERASING FLASH PROGRAM
MEMORY
10-2.
Preliminary
FIGURE 10-4:
Program or Configuration Memory
Disable Write/Erase Operation
Enable Write/Erase Operation
Erase operation completes
Select Erase Operation
(PMADRH:PMADRL)
Re-enable Interrupts
Select Row Address
Disable Interrupts
Unlock Sequence
Erase Operation
CPU stalls while
Erase Operation
(FIGURE x-x)
(2ms typical)
(WREN = 1)
(WREN = 0)
(FREE = 1)
Figure 10-3
FLASH PROGRAM
MEMORY ERASE
FLOWCHART
(GIE = 0)
(GIE = 1)
(CFGS)
 2011 Microchip Technology Inc.
Select
Start
End

Related parts for PIC16F1507-I/SS