PIC24F16KA101-E/SS Microchip Technology, PIC24F16KA101-E/SS Datasheet - Page 115

no-image

PIC24F16KA101-E/SS

Manufacturer Part Number
PIC24F16KA101-E/SS
Description
16KB Flash, 1.5KB RAM, 512B EEPROM, 16 MIPS, 18 I/O,16-bit PIC24F Family, NanoWa
Manufacturer
Microchip Technology
Series
PIC® XLP™ 24Fr
Datasheet

Specifications of PIC24F16KA101-E/SS

Core Processor
PIC
Core Size
16-Bit
Speed
32MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
18
Program Memory Size
16KB (5.5K x 24)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 9x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
20-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
13.0
The Timer2/3 module is a 32-bit timer, which can also be
configured as two independent 16-bit timers with
selectable operating modes.
As a 32-bit timer, Timer2/3 operates in three modes:
• Two independent 16-bit timers (Timer2 and
• Single 32-bit timer
• Single 32-bit synchronous counter
They also support these features:
• Timer gate operation
• Selectable prescaler settings
• Timer operation during Idle and Sleep modes
• Interrupt on a 32-bit Period register match
• ADC Event Trigger
Individually, both of the 16-bit timers can function as
synchronous timers or counters. They also offer the
features listed above, except for the ADC event trigger
(this is implemented only with Timer3). The operating
modes and enabled features are determined by setting
the appropriate bit(s) in the T2CON and T3CON
registers. T2CON and T3CON are provided in generic
form in Register 13-1 and Register 13-2, respectively.
For 32-bit timer/counter operation, Timer2 is the least
significant word (lsw) and Timer3 is the most significant
word (msw) of the 32-bit timer.
© 2009 Microchip Technology Inc.
Note:
Timer3) with all 16-bit operating modes (except
Asynchronous Counter mode)
Note:
TIMER2/3
This data sheet summarizes the features
of this group of PIC24F devices. It is not
intended to be a comprehensive reference
source. For more information on Timers,
refer to the “PIC24F Family Reference
Manual”,
(DS39704).
For 32-bit operation, T3CON control bits
are ignored. Only T2CON control bits are
used for setup and control. Timer2 clock
and gate inputs are utilized for the 32-bit
timer modules, but an interrupt is generated
with the Timer3 interrupt flags.
Section
14.
“Timers”
Preliminary
PIC24F16KA102 FAMILY
To configure Timer2/3 for 32-bit operation:
1.
2.
3.
4.
5.
6.
The timer value, at any point, is stored in the register
pair, TMR<3:2>. TMR3 always contains the msw of the
count, while TMR2 contains the lsw.
To configure any of the timers for individual 16-bit
operation:
1.
2.
3.
4.
5.
6.
Set the T32 bit (T2CON<3> = 1).
Select the prescaler ratio for Timer2 using the
TCKPS<1:0> bits.
Set the Clock and Gating modes using the TCS
and TGATE bits.
Load the timer period value. PR3 will contain the
msw of the value while PR2 contains the lsw.
If interrupts are required, set the interrupt enable
bit, T3IE; use the priority bits, T3IP<2:0>, to set
the interrupt priority.
While Timer2 controls the timer, the interrupt
appears as a Timer3 interrupt.
Set the TON bit (= 1).
Clear the T32 bit in T2CON<3>.
Select the timer prescaler ratio using the
TCKPS<1:0> bits.
Set the Clock and Gating modes using the TCS
and TGATE bits.
Load the timer period value into the PRx register.
If interrupts are required, set the interrupt enable
bit, TxIE; use the priority bits, TxIP<2:0>, to set
the interrupt priority.
Set the TON bit (TxCON<15> = 1).
DS39927B-page 113

Related parts for PIC24F16KA101-E/SS