16 Bit MCU 40MIPS 64 KB FLASH 28 QFN-S 6x6mm T/R

PIC24HJ64GP502T-I/MM

Manufacturer Part NumberPIC24HJ64GP502T-I/MM
Description16 Bit MCU 40MIPS 64 KB FLASH 28 QFN-S 6x6mm T/R
ManufacturerMicrochip Technology
SeriesPIC® 24H
PIC24HJ64GP502T-I/MM datasheets
 


Specifications of PIC24HJ64GP502T-I/MM

Core ProcessorPICCore Size16-Bit
Speed40 MIPsConnectivityCAN, I²C, IrDA, LIN, PMP, SPI, UART/USART
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber Of I /o21
Program Memory Size64KB (22K x 24)Program Memory TypeFLASH
Ram Size8K x 8Voltage - Supply (vcc/vdd)3 V ~ 3.6 V
Data ConvertersA/D 10x10b/12bOscillator TypeInternal
Operating Temperature-40°C ~ 85°CPackage / Case28-QFN
Processor SeriesPIC24HJCorePIC
Data Bus Width16 bitData Ram Size8 KB
Interface TypeI2C, SPI, UARTMaximum Clock Frequency40 MHz
Number Of Programmable I/os21Number Of Timers5
Maximum Operating Temperature+ 85 CMounting StyleSMD/SMT
3rd Party Development Tools52713-733, 52714-737, 53276-922, EWDSPICDevelopment Tools By SupplierPG164130, DV164035, DV244005, DV164005, PG164120, DM300027
Minimum Operating Temperature- 40 COn-chip Adc10 bit, 10 Channel / 12 bit, 10 Channel
Lead Free Status / RoHS StatusLead free / RoHS CompliantFor Use WithAC164336 - MODULE SOCKET FOR PM3 28/44QFN
Eeprom Size-  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
Page 27/84

Download datasheet (2Mb)Embed
PrevNext
4.2.8
PROGC COMMAND
15
12 11
8 7
Opcode
Length
Reserved
Addr_MSB
Addr_LS
Data
Field
Description
Opcode
0x4
Length
0x4
Reserved
0x0
Addr_MSB
MSB of 24-bit destination address.
Addr_LS
Least Significant 16 bits of 24-bit
destination address.
Data
8-bit data word.
The PROGC command instructs the programming
executive to program a single Configuration register,
located at the specified memory address.
After the specified data word has been programmed to
code memory, the programming executive verifies the
programmed data against the data in the command.
Expected Response (2 words):
0x1400
0x0002
© 2010 Microchip Technology Inc.
4.2.9
PROGP COMMAND
0
15
12 11
Opcode
Reserved
Addr_LS
D_1
D_2
D_N
Field
Opcode
0x5
Length
0x63
Reserved
0x0
Addr_MSB
MSB of 24-bit destination address.
Addr_LS
Least Significant 16 bits of 24-bit
destination address.
D_1
16-bit data word 1.
D_2
16-bit data word 2.
...
16-bit data word 3 through 95.
D_96
16-bit data word 96.
The PROGP command instructs the programming
executive to program one row of code memory
(64 instruction words) to the specified memory
address. Programming begins with the row address
specified in the command. The destination address
should be a multiple of 0x80.
The data to program the memory, located in command
words D_1 through D_96, must be arranged using the
packed instruction word format illustrated in
After all data has been programmed to code memory,
the programming executive verifies the programmed
data against the data in the command.
Expected Response (2 words):
0x1500
0x0002
Note:
Refer to
Table 2-2
information.
8 7
0
Length
Addr_MSB
...
Description
Figure
4-4.
for code memory size
DS70152H-page 27