16 Bit MCU 40MIPS 64 KB FLASH 28 QFN-S 6x6mm T/R

PIC24HJ64GP502T-I/MM

Manufacturer Part NumberPIC24HJ64GP502T-I/MM
Description16 Bit MCU 40MIPS 64 KB FLASH 28 QFN-S 6x6mm T/R
ManufacturerMicrochip Technology
SeriesPIC® 24H
PIC24HJ64GP502T-I/MM datasheets
 

Specifications of PIC24HJ64GP502T-I/MM

Core ProcessorPICCore Size16-Bit
Speed40 MIPsConnectivityCAN, I²C, IrDA, LIN, PMP, SPI, UART/USART
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber Of I /o21
Program Memory Size64KB (22K x 24)Program Memory TypeFLASH
Ram Size8K x 8Voltage - Supply (vcc/vdd)3 V ~ 3.6 V
Data ConvertersA/D 10x10b/12bOscillator TypeInternal
Operating Temperature-40°C ~ 85°CPackage / Case28-QFN
Processor SeriesPIC24HJCorePIC
Data Bus Width16 bitData Ram Size8 KB
Interface TypeI2C, SPI, UARTMaximum Clock Frequency40 MHz
Number Of Programmable I/os21Number Of Timers5
Maximum Operating Temperature+ 85 CMounting StyleSMD/SMT
3rd Party Development Tools52713-733, 52714-737, 53276-922, EWDSPICDevelopment Tools By SupplierPG164130, DV164035, DV244005, DV164005, PG164120, DM300027
Minimum Operating Temperature- 40 COn-chip Adc10 bit, 10 Channel / 12 bit, 10 Channel
Lead Free Status / RoHS StatusLead free / RoHS CompliantFor Use WithAC164336 - MODULE SOCKET FOR PM3 28/44QFN
Eeprom Size-  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
Page 79/84

Download datasheet (2Mb)Embed
PrevNext
APPENDIX E:
REVISION HISTORY
Revision C (June 2006)
• Added code protection Configuration register
descriptions
• Added information about Unit ID
• Added ERASES, ERASEG and ERASEC
programming executive commands
• Added checksum computation equation
Revision D (March 2007)
• Added information specific to the
dsPIC33FJ12GP201/202, dsPIC33FJ12MC201/
202 and PIC24HJ12GP201/202 devices in sev-
eral sections, including pinout diagrams, program
memory sizes and Device ID values
• Added specific checksum computations for all
dsPIC33F and PIC24H devices
• Updated ICSP bulk/page erase and row/byte
program code examples to show externally timed
operation (waiting for specific delay periods)
• Added the P20 timing characteristic
• Updated timing characteristics and references to
the timing characteristics
• Updated the ICSP code examples
© 2010 Microchip Technology Inc.
Revision E (June 2007)
• Removed list of devices from first page. This
document covers all released dsPIC33F/PIC24H
devices, therefore, references to specific devices
are included when applicable
• Added information specific to the following new
devices in several sections, including program
memory sizes, Configuration bit descriptions,
checksum computations, Configuration registers,
and Device ID values:
- dsPIC33FJ32GP202
- dsPIC33FJ32GP204
- dsPIC33FJ16GP304
- dsPIC33FJ32MC202
- dsPIC33FJ32MC204
- dsPIC33FJ16MC304
- PIC24HJ32GP202
- PIC24HJ32GP204
- PIC24HJ16GP304
• Updated paragraph in
Section 2.3 “Pins Used
During Programming”
to include reference to
location of complete pin diagrams
• Renamed Table 2-1 to “Pins Used During
Programming”
• Reordered list of devices in Table 2-2, Table 3-2
and Table 7-1 by device family and memory size
• Removed all pin diagrams
• Updated checksum information in Table 3-2 for
the following devices:
- dsPIC33FJ12GP201
- dsPIC33FJ12GP202
- dsPIC33FJ12MC201
- dsPIC33FJ12MC201
- PIC24HJ12GP201
- PIC24HJ12GP202
• Added a Note to
Section 3.6.1 “Overview”
• Changed bit 5 of the FOSCSEL register to
unimplemented ( — ) in Table 3-4
• Modified the first paragraph of
Section 3.6.2
“Programming Methodology”
• Added
Appendix A: “Hex File Format”
DS70152H-page 79