16 Bit MCU 40MIPS 64KB FLASH 100 TQFP 14x14x1mm TRAY

PIC24HJ64GP510A-E/PF

Manufacturer Part NumberPIC24HJ64GP510A-E/PF
Description16 Bit MCU 40MIPS 64KB FLASH 100 TQFP 14x14x1mm TRAY
ManufacturerMicrochip Technology
SeriesPIC® 24H
PIC24HJ64GP510A-E/PF datasheets
 


Specifications of PIC24HJ64GP510A-E/PF

Core ProcessorPICCore Size16-Bit
Speed40 MIPsConnectivityCAN, I²C, IrDA, LIN, SPI, UART/USART
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber Of I /o85
Program Memory Size64KB (22K x 24)Program Memory TypeFLASH
Ram Size8K x 8Voltage - Supply (vcc/vdd)3 V ~ 3.6 V
Data ConvertersA/D 32x10b/12bOscillator TypeInternal
Operating Temperature-40°C ~ 125°CPackage / Case100-TQFP, 100-VQFP
Lead Free Status / RoHS StatusLead free / RoHS CompliantEeprom Size-
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
Page 16/84

Download datasheet (2Mb)Embed
PrevNext
TABLE 3-3:
dsPIC33FJ06GS101/X02 AND dsPIC33FJ16GSX02/X04 DEVICE CONFIGURATION
REGISTER MAP
Address
Name
Bit 7
0xF80000 FBS
0xF80002 Reserved
0xF80004 FGS
0xF80006 FOSCSEL
IESO
0xF80008 FOSC
FCKSM<1:0>
0xF8000A FWDT
FWDTEN
0xF8000C FPOR
0xF8000E FICD
Reserved
0xF80010 FUID0
0xF80012 FUID1
Legend: — = unimplemented bit, read as ‘0’.
Note 1:
These bits are reserved (read as ‘1’) and must be programmed as ‘1’.
2:
This bit reads the current programmed value.
3:
The JTAGEN bit is set to ‘1’ by factory default. Microchip programmers such as MPLAB
ICE™ in-circuit emulator clear this bit by default when connecting to a device.
TABLE 3-4:
dsPIC33FJ12GP201/202 AND PIC24HJ12GP201/201 DEVICE CONFIGURATION
REGISTER MAP
Address
Name
Bit 7
0xF80000
FBS
0xF80002
Reserved
0xF80004
FGS
0xF80006
FOSCSEL
IESO
0xF80008
FOSC
FCKSM<1:0>
0xF8000A
FWDT
FWDTEN
0xF8000C FPOR
0xF8000E
FICD
Reserved
0xF80010
FUID0
0xF80012
FUID1
0xF80014
FUID2
0xF80016
FUID3
Legend: — = unimplemented bit, read as ‘0’.
Note 1:
These reserved bits read as ‘1’ and must be programmed as ‘1’.
2:
The JTAGEN bit is set to ‘1’ by factory default. Microchip programmers such as MPLAB ICD 2 and REAL
ICE in-circuit emulator clear this bit by default when connecting to a device.
DS70152H-page 16
Bit 6
Bit 5
Bit 4
IOL1WAY
WINDIS
WDTPRE
Reserved
(1)
(3)
JTAGEN
User Unit ID Byte 0
User Unit ID Byte 1
Bit 6
Bit 5
Bit 4
Reserved
IOL1WAY
WINDIS
WDTPRE
ALTI2C
(1)
(2)
JTAGEN
User Unit ID Byte 0
User Unit ID Byte 1
User Unit ID Byte 2
User Unit ID Byte 3
Bit 3
Bit 2
Bit 1
Bit 0
BSS<2:0>
BWRP
GSS<1:0>
GWRP
FNOSC<2:0>
OSCIOFNC
POSCMD<1:0>
WDTPOST<3:0>
(2)
FPWRT<2:0>
ICS<1:0>
®
ICD 2 and REAL
Bit 3
Bit 2
Bit 1
Bit 0
BSS<2:0>
BWRP
(1)
GSS<1:0>
GWRP
FNOSC<2:0>
OSCIOFNC POSCMD<1:0>
WDTPOST<3:0>
FPWRT<2:0>
ICS<1:0>
© 2010 Microchip Technology Inc.