16 Bit MCU 40MIPS 64KB FLASH 100 TQFP 14x14x1mm TRAY

PIC24HJ64GP510A-E/PF

Manufacturer Part NumberPIC24HJ64GP510A-E/PF
Description16 Bit MCU 40MIPS 64KB FLASH 100 TQFP 14x14x1mm TRAY
ManufacturerMicrochip Technology
SeriesPIC® 24H
PIC24HJ64GP510A-E/PF datasheets
 


Specifications of PIC24HJ64GP510A-E/PF

Core ProcessorPICCore Size16-Bit
Speed40 MIPsConnectivityCAN, I²C, IrDA, LIN, SPI, UART/USART
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber Of I /o85
Program Memory Size64KB (22K x 24)Program Memory TypeFLASH
Ram Size8K x 8Voltage - Supply (vcc/vdd)3 V ~ 3.6 V
Data ConvertersA/D 32x10b/12bOscillator TypeInternal
Operating Temperature-40°C ~ 125°CPackage / Case100-TQFP, 100-VQFP
Lead Free Status / RoHS StatusLead free / RoHS CompliantEeprom Size-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
Page 81/84

Download datasheet (2Mb)Embed
PrevNext
Revision G (March 2009) (Continued)
• Removed PROGW and renamed QBLANK to
QBLANKEX in the Command Set Summary, and
added the following commands (see
- ERASEB
- ERASEP
- CRCP
• Updated the flowchart in
Figure 3-2
• Updated the second paragraph in
Section 3.2
“Confirming the Presence of the Programming
Executive”
• Changed the CFGB calculation for
dsPIC33FJ06GS101/102/202 and
dsPIC33FJ16GS402/404/502/504 devices to:
+ (FPOR & 0x0F)
• Removed Note 2 in
Section 3.6.1 “Overview”
• Updated the Erased Value and Value with
0xAAAAAA at 0x0 and Last Code Address
columns in Table 3-2 for the following devices:
- dsPIC33FJ64GP202
- dsPIC33FJ64GP204
- dsPIC33FJ64GP802
- dsPIC33FJ64GP804
- dsPIC33FJ64MC202
- dsPIC33FJ64MC204
- dsPIC33FJ64MC802
- dsPIC33FJ64MC804
- PIC24HJ64GP202
- PIC24HJ64GP204
- PIC24HJ64GP502
- PIC24HJ64GP504
• Removed COE and BKBUG Configuration Bit
Descriptions in
Table 3-2
and Table 3-3
• Added PLLKEN to FWDT in
Table 3-2
Table 3-3
• Added ALTQIO and ALTSS1 to FPOR in
Table 3-2
and Table 3-3
© 2010 Microchip Technology Inc.
• Removed Notes for the following Configuration Bit
Descriptions in
- RBS
- RSS (removed Note 1)
Table
3-1):
- SSS
- SWRP
- IOL1WAY
- ALTI2C
- BOREN
• Added Note 6 and Note 7 to Table 3-3
• Added Note 1 to
• Added Note to the beginning of
Programming Executive”
• Updated the third paragraph in
“Communication Interface and Protocol”
clarify the clock response time
• Changed the clock speed to be provided by the
programmer from 7.35 MHz to 1.85 MHz in
Section 4.1.2 “SPI Rate”
• Added
Figure 5-2
(formerly Figure 5-2)
• Removed FUID2 and FUID3 from
• Added new Default Configuration Register Value
table in support of dsPIC33FJ32GSX06/60X/610
and dsPIC33FJ64GSX06/60X/610 devices (see
Table
5-9)
• Updated description for FWDT and added Note 1
in
Table 5-10
• Added seven new op code instructions to Step 3
in
Table 6-1
• Updated Step 4 in
pointer increment
• Added new columns (Application ID and JTAG ID)
to
Table 7-1
• Added JTAG Type registers (see
and
Register 7-2
• The following updates were made to
- Updated parameters P1A and P1B and
added additional characteristics and values
- Updated characteristic for parameter P16
- Updated minimum value and units for
parameter P18
- Added new parameter P21
Table
3-2:
Figure 3-5
Section 4.0 “The
Section 4.1.1
to
and updated
Figure 5-3
Table 5-6
Table 6-1
to reflect the TBLPG
Register
7-1,
and
Register
7-3)
Table 8-1
DS70152H-page 81