PIC24HJ64GP510A-I/PT Microchip Technology, PIC24HJ64GP510A-I/PT Datasheet - Page 37

16 Bit MCU 40MIPS 64KB FLASH 100 TQFP 12x12x1mm TRAY

PIC24HJ64GP510A-I/PT

Manufacturer Part Number
PIC24HJ64GP510A-I/PT
Description
16 Bit MCU 40MIPS 64KB FLASH 100 TQFP 12x12x1mm TRAY
Manufacturer
Microchip Technology
Series
PIC® 24Hr

Specifications of PIC24HJ64GP510A-I/PT

Core Processor
PIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
85
Program Memory Size
64KB (22K x 24)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 32x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
876-1004 - PIC24 BREAKOUT BOARD
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC24HJ64GP510A-I/PT
Manufacturer:
Microchip
Quantity:
257
Part Number:
PIC24HJ64GP510A-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC24HJ64GP510A-I/PT
Quantity:
1 500
5.5
The procedure for erasing program memory (all of code
memory, data memory, executive memory and
code-protect bits) consists of setting NVMCON to
0x404F and then executing the programming cycle. For
segment erase operations, the NVMCON value should
be modified suitably, according to
Figure 5-6
for Bulk Erasing program memory. This process
includes the ICSP command code, which must be
transmitted (for each instruction) Least Significant bit
first, using the PGCx and PGDx pins (see
FIGURE 5-6:
If a Segment Erase operation is required, Step 3 must
be modified with the appropriate NVMCON value as
per
The ability to individually erase various segments is a
critical component of the CodeGuard™ Security
features on dsPIC33F/PIC24H devices. An individual
code segment may be erased without affecting other
segments. In addition, the Configuration register
corresponding to the erased code segment also gets
erased. For example, the user may want to erase the
code in the General Segment without erasing
a bootloader located in the Boot Segment.
© 2010 Microchip Technology Inc.
Note:
Table
Erasing Program Memory
5-2.
illustrates the ICSP programming process
Write 0x404F to NVMCON SFR
Program memory must be erased before
writing any data to program memory.
Set the WR bit to Initiate Erase
Delay P11 + P10 Time
BULK ERASE FLOW
Start
End
Table
5-2.
Figure
5-2).
The Secure Segment Erase command is used to erase
the Secure Segment and the FSS Configuration
register. The General Segment Erase command is
used to erase the General Segment and the FGS
Configuration register. This command is only effective
if a Boot Segment or Secure Segment has been
enabled.
Before performing any segment erase operation, the
programmer must first determine if the dsPIC33F/
PIC24H device has defined a Boot Segment or Secure
Segment, and ensure that a segment does not get
overwritten by operations on any other segment.
The BSS bit field in the FBS Configuration register can
be read to determine whether a Boot Segment has
been defined. If a Boot Segment has already been
defined (and probably already been programmed), the
user must be warned about this fact. Similarly, the SSS
bit field in the FSS Configuration register can be read
to determine whether a Secure Segment has been
defined. If a Secure Segment has already been defined
(and probably already been programmed), the user
must be warned about this fact.
A Bulk Erase operation is the recommended
mechanism to allow a user to overwrite the Boot
Segment (if one chooses to do so).
In
Security-related Configuration registers should be
programmed in the following order:
• FBS and Boot Segment
• FSS and Secure Segment
• FGS and General Segment
Note 1: The
general,
2: A Secure Segment Erase operation also
Configuration register can only be erased
using a Bulk Erase.
erases the General Segment and FGS
Configuration register. This is true even if
Secure Segment is present on a device
but not enabled.
the
Boot
segments
Segment
and
DS70152H-page 37
and
CodeGuard
FBS

Related parts for PIC24HJ64GP510A-I/PT