HI-15530PSI Holt Integrated Circuits, HI-15530PSI Datasheet
HI-15530PSI
Specifications of HI-15530PSI
Related parts for HI-15530PSI
HI-15530PSI Summary of contents
Page 1
... HOLT INTEGRATED CIRCUITS www.holtic.com HI-15530 (Top View VDD 2 23 ENCODER CLK 3 22 SEND CLK IN 21 SEND DATA 4 20 SYNC SELECT 5 HI-15530PSI 19 ENCODER ENABLE 6 HI-15530PST 18 SERIAL DATA IN 7 HI-15530PSM 8 17 BIPOLAR ONE OUT 16 OUTPUT INHIBIT 9 15 BIPOLAR ZERO OUT ¸ ...
Page 2
... Accepts serial data at the rate of the ENCODER SHIFT CLOCK INPUT A high on this pin initiates the encode cycle. (Subject to the preceeding cycle being complete) INPUT Actuates a Command Sync for an input high and a Data Sync for a low OUTPUT An active high output which enables the external source of serial Data ...
Page 3
... SYNC ZERO OUT (1) (2) HI-15530 To abort the Encoder transmission a positive pulse must be applied at MASTER RESET. Anytime after or during this pulse, a low to high transition on SEND CLOCK clears the internal counters and initializes the Encoder for a new word. MASTER RESET SEND CLK IN ¸ ...
Page 4
... The decoded data available at SERIAL DATA OUT NRZ format. The DECODER SHIFT CLOCK is provided so that the decoded bits can be shifted into an external register on every low-to-high transition of this clock (2) - (3). After all sixteen decoded bits have been transmitted (3) the data is checked for odd parity. A high on VALID WORD output (4) indicates a successful reception of a word without any Manchester or parity errors ...
Page 5
... SHIFT CLK SEND DATA SEND CLK BIPOLAR ONE OUT or BIPOLAR ZERO OUT DECODER SHIFT CLK COMMAND / DATA SYNC TAKE DATA DECODER SHIFT CLK SERIAL DATA OUT DECODER SHIFT CLK COMMAND / DATA SYNC TAKE DATA VALID WORD DECODER SHIFT CLK DECODER RESET HI-15530 ...
Page 6
... TIMING DIAGRAMS (cont.) BIT PERIOD BIPOLAR ONE BIPOLAR ZERO IN BIPOLAR ONE IN BIPOLAR ZERO BIPOLAR ONE BIPOLAR ZERO UNIPOLAR IN UNIPOLAR IN UNIPOLAR Bit Period 0 SYNC Command Word Data Word SYNC SYNC Status Word HI-15530 BIT PERIOD COMMAND SYNC DATA SYNC ONE ZERO t D2 ...
Page 7
... V to 5.5 V, GND = 0V Operating Temperature Range (unless otherwise specified). DD PARAMETER Input Voltage Input Voltage HI Input Voltage LO Clock Input Voltage Input Voltage HI Input Voltage LO Input Leakage Current Input Source Output Voltage Logic “1” Output Voltage Logic “0” Output Voltage Standby Supply Current ...
Page 8
... Serial Data Out Delay Take Data Delay (Off) HI-15530 SYMBOL fEC fESC tECR tECF Encoder Data Rate fED tMR Shift Clock Delay tE1 tE2 tE3 Enable Setup Time tE4 Enable Pulse Width tE5 Sync Setup Time tE6 Sync Pulse Width tE7 ...
Page 9
... VDD DECODER CLK 23 ENCODER CLK 22 SEND CLK IN 21 SEND DATA BIPOLAR ZERO IN 20 SYNC SELECT BIPOLAR ONE IN 19 ENCODER ENABLE UNIPOLAR DATA IN 18 SERIAL DATA IN DECODER SHIFT CLOCK 17 BIPOLAR ONE OUT 16 OUTPUT INHIBIT 15 BIPOLAR ZERO OUT ¸ OUT 13 MASTER RESET LEAD ...
Page 10
... TO +85° -55°C TO +125° -55°C TO +125°C M Yes PACKAGE DESCRIPTION 24 PIN CERAMIC SIDE BRAZED DIP (24C) 28 PIN CERAMIC LEADLESS CHIP CARRIER (28S) HOLT INTEGRATED CIRCUITS 10 LEAD FINISH Gold (Pb-free, RoHS compliant) Gold (Pb-free, RoHS compliant) Tin / Lead (Sn / Pb) Solder ...
Page 11
... REVISION HISTORY Revision Date Description of Change DS15530, Rev. J 10/16/08 Corrected package height i DIP and clarified temperature ranges. HI-15530 n Package Dimension drawing HOLT INTEGRATED CIRCUITS 11 for 24-pin ceramic side-brazed ...
Page 12
... BSC = “Basic Spacing between Centers” is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) HI-15530 PACKAGE DIMENSIONS .323 ± .012 (8.20 ± .30) .209 ± .012 (5.30 ± .30) .012 typ (.30) 0° to 8° ...
Page 13
... CERAMIC LEADLESS CHIP CARRIER .020 INDEX (.508) PIN 1 .040 x 45° 3PLS (1.016 x 45° 3PLS) BSC = “Basic Spacing between Centers” is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) HI-15530 PACKAGE DIMENSIONS .080 ±.020 (2.032 ±.508) .451 ± ...