8501501XA Intersil, 8501501XA Datasheet
8501501XA
Specifications of 8501501XA
Available stocks
Related parts for 8501501XA
8501501XA Summary of contents
Page 1
... ID82C52 ID82C52 -40 to +85 MD82C52/B MD82C52/B -55 to +125 8501501XA 8501501XA MR82C52/B -55 to +125 85015013A 85015013A *Add "96" suffix for tape and reel. **Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications ...
Page 2
Pinouts 82C52 (PDIP, CERDIP) TOP VIEW Block Diagram DATA ...
Page 3
Pin Description PIN ACTIVE SYMBOL NO. TYPE LEVEL Low Low D0-D7 3-10 I/O High A0 High IX, OX 13, 14 I/O SDO 15 O High GND 16 Low CTS 17 ...
Page 4
Pin Description (Continued) PIN ACTIVE SYMBOL NO. TYPE LEVEL SDI 25 I High High V 27 High CC CS0 28 I Low 4 82C52 82C52 SERIAL DATA INPUT: Serial data input to the 82C52 receiver circuits. A ...
Page 5
Reset During and after power-up, the 82C52 Reset Input (RST) must be held high for at least two IX clock cycles in order to initialize and drive the 82C52 circuits to an idle mode until proper programming can be done. ...
Page 6
The Prescaler design has been optimized to provide standard baud rates using any one of three popular crystal frequencies. By using one of these common system clock frequencies, 1.8432MHz, 2.4576MHz or 3.072MHz and Prescaler divide ratios of ÷3, ÷4, or ...
Page 7
SDI input and is not a resynchronized output. Also note that normal UART transmission via the Transmitter Register is disabled when operating in the Echo mode (see Figure 4). The Loop ...
Page 8
Parity Error (PE) Framing Error (FE) Overrun Error (OE) Received Break (RBRK) Modem Status (MS) Transmission Complete (TC) Transmitter Buffer Register Empty (TBRE) Data Ready (DR) FIGURE 5. USR Modem Status Register ...
Page 9
... Crystal Operation The 82C52 crystal oscillator circuitry is designed to operate with a fundamental mode, parallel resonant crystal. This circuit is the same one used in the Intersil 82C84A clock generator/driver. To summarize, Table 3 and Figure 10 show the required crystal parameters and crystal circuit configuration respectively. ...
Page 10
... X2 82C84A OR 82C85 10 82C52 82C52 By using the Intersil CMOS 82C84A clock generator, the system can be built with a single crystal providing both the IX processor clock and the clock for the 82C52. The 82C52 has 82C52 special divider circuitry which is designed to supply industry OX standard baud rates with a 2 ...
Page 11
Absolute Maximum Ratings Supply Voltage ...
Page 12
AC Electrical Specifications V CC Timing Requirements and Responses SYMBOL PARAMETER (1) TSVCTL Select Setup to Control Leading Edge (2) TCTHSX Select Hold from Control Trailing Edge (3) TCTLCTH Control Pulse Width (4) TCTHCTL Control Disable to Control Enable (5) ...
Page 13
Timing Waveform CS0, A0 WRITE OPERATION D0-D7 RD READ OPERATION D0-D7 AC Test Circuit V1 R1 OUTPUT FROM DEVICE UNDER TEST 82C52 82C52 SELECT VALID (1) (3) (2) TSVCTL TCTLCTH TCTHSX (7) (8) TDVWH TWHDX ...
Page 14
UART Timing Characterization All parameters listed in this table were laboratory bench characterized at room temperature on a small sample of parts. No guarantee is implied. The main intent here is to clarify functional operation of the 82C52. 82C52 UART ...
Page 15
UART Timing Characterization IX CO(IX) CO(BRG) CO(BRG) TDTX (18) TX DATA CO(BRG) 8 CO(BRG) PERIODS RX DATA START BIT RX BAUD COUNTER STARTS HERE INTERNAL SAMPLE 15 82C52 82C52 TCHCL (11) TCLCH (10) (15) TS1 (16) TS2 TCY (17) FIGURE ...
Page 16
UART Timing Characterization 8/I 9/I 10/I CO(BRG) WR (19) TWLTL NOTE 1 TBRE SDO RD INTR CO(BRG) NOTE 4 CTS TBRE LAST STOP BIT SDO 16 82C52 82C52 (Continued) 11/I 12/I 13/I 14/I NOTE 2 LAST STOP ...
Page 17
UART Timing Characterization NOTES: 1. TBRE bit D6 in USR is updated each time TBRE changes state With TR initially empty, TCLTH(TBRE) occurs from the 4th falling edge of CO(BRG) after WR goes high. B. With TR initially ...
Page 18
UART Timing Characterization WR RTS/DTR RD DSR/CTS INTR NOTE 3 NOTES bit D7 in USR is updated each time DR changes state. TDRH always from trailing edge of 11th CO(BRG) in last Stop bit. 2. INTR on receive ...
Page 19
Burn-In Circuits GND VCC NOTES: = 5.5V ±0. GND = 0V = 4.5V ±10 ...
Page 20
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...