ISP1705AETTM STEricsson, ISP1705AETTM Datasheet - Page 10

no-image

ISP1705AETTM

Manufacturer Part Number
ISP1705AETTM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1705AETTM

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1705AETTM
Manufacturer:
TYCO
Quantity:
14
Part Number:
ISP1705AETTM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
8. Functional description
ISP1705_2
Product data sheet
8.1 ULPI interface controller
8.2 USB serializer and deserializer
8.3 Hi-Speed USB (USB 2.0) ATX
The ISP1705 provides a 12-pin interface that is compliant with UTMI+ Low Pin Interface
(ULPI) Specification Rev. 1.1. This interface must be connected to a USB link.
The ULPI interface controller provides the following functions:
For more information on the ULPI protocol, see
The USB data serializer prepares data to transmit on the USB bus. To transmit data, the
USB link sends a transmit command and data on the ULPI bus. The serializer performs
parallel-to-serial conversion, bit stuffing and NRZI encoding. For packets with a PID, the
serializer adds a SYNC pattern to the start of the packet, and an EOP pattern to the end of
the packet. When the serializer is busy and cannot accept any more data, the ULPI
interface controller deasserts NXT.
The USB data deserializer decodes data received from the USB bus. When data is
received, the deserializer strips the SYNC and EOP patterns, and then performs
serial-to-parallel conversion, NRZI decoding and discarding of stuff bits on the data
payload. The ULPI interface controller sends data to the USB link by asserting DIR, and
then asserting NXT whenever a byte is ready. The deserializer also detects various
receive errors, including bit stuff errors, elasticity buffer underrun or overrun, and
byte-alignment errors.
The Hi-Speed USB ATX block is an analog front-end containing the circuitry needed to
transmit, receive and terminate the USB bus in high speed, full speed and low speed, for
USB peripheral, host or OTG implementations. The following circuitry is included:
ULPI-compliant interface and register set
Allows full control over the USB peripheral or host functionality
Parses the USB transmit and receive data
Prioritizes the USB receive data, USB transmit data, interrupts and register operations
Low-power mode
Transparent UART mode
3-pin serial mode
6-pin serial mode
Generates RXCMDs (status updates)
Maskable interrupts
Differential drivers to transmit data at high speed, full speed and low speed
Differential and single-ended receivers to receive data at high speed, full speed and
low speed
Squelch circuit to detect high-speed bus activity
Rev. 02 — 21 January 2009
Section
ULPI Hi-Speed USB transceiver
10.
© ST-NXP Wireless 2009. All rights reserved.
ISP1705
9 of 89

Related parts for ISP1705AETTM