ISP1705AETTM STEricsson, ISP1705AETTM Datasheet - Page 37

no-image

ISP1705AETTM

Manufacturer Part Number
ISP1705AETTM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1705AETTM

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1705AETTM
Manufacturer:
TYCO
Quantity:
14
Part Number:
ISP1705AETTM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
ISP1705_2
Product data sheet
Fig 14. Example of register write, register read, extended register write and extended register read
DATA[7:0]
CLOCK
NXT
STP
DIR
AD indicates the address byte, and D indicates the data byte.
10.3.4.2 RxError
10.3.4.3 HostDisconnect
10.4 Register read and write operations
10.5 USB reset and high-speed detection handshake (chirp)
(REGW)
register write
TXCMD
immediate
When the ISP1705 has detected an error while receiving a USB packet, it deasserts NXT
and sends an RXCMD with the RxError field set to logic 1. The received packet is no
longer valid and must be dropped by the link.
HostDisconnect is encoded into the RxEvent field of the RXCMD. HostDisconnect is valid
only when the ISP1705 is configured as a host (both DP_PULLDOWN and
DM_PULLDOWN are set to logic 1), and indicates to the host controller when a peripheral
is connected (0b) or disconnected (1b). The host controller must enable HostDisconnect
by setting the HOST_DISCON_R and HOST_DISCON_F bits in the USB_INTR_EN_R
and USB_INTR_EN_F registers, respectively. Changes in HostDisconnect will cause the
PHY to send an RXCMD to the link with the updated value.
Figure 14
addressing and extended addressing register operations. Extended register addressing is
optional for links. Note that register operations will be aborted if the ISP1705 asserts DIR
during the operation. When a register operation is aborted, the link must retry until
successful. For more information on register operations, refer to UTMI+ Low Pin Interface
(ULPI) Specification Rev. 1.1.
Figure 15
handshake (chirp). The sequence is shown for hosts and peripherals.
show all RXCMD updates, and timing is not to scale. The sequence is as follows:
D
shows register read and write sequences. The ISP1705 supports immediate
shows the sequence of events for USB reset and high-speed detection
TXCMD
(EXTW) AD D
register write
extended
Rev. 02 — 21 January 2009
TXCMD
(REGR)
register read
immediate
D
TXCMD
(EXTW)
register read
extended
AD
ULPI Hi-Speed USB transceiver
D
© ST-NXP Wireless 2009. All rights reserved.
Figure 15
ISP1705
004aaa710
does not
36 of 89

Related parts for ISP1705AETTM