ISP1705AETTM STEricsson, ISP1705AETTM Datasheet - Page 60

no-image

ISP1705AETTM

Manufacturer Part Number
ISP1705AETTM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1705AETTM

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1705AETTM
Manufacturer:
TYCO
Quantity:
14
Part Number:
ISP1705AETTM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
Table 40.
ISP1705_2
Product data sheet
Bit
Symbol
Reset
Access
USB_INTR_STAT - USB interrupt status register (address R = 13h) bit allocation
11.10 USB_INTR_STAT register
11.11 USB_INTR_L register
R
7
X
Table 39.
This register (see
Table 41.
The bits of the USB_INTR_L register are automatically set by the ISP1705 when an
unmasked change occurs on the corresponding interrupt source signal. The ISP1705 will
automatically clear all bits when the link reads this register, or when the PHY enters
low-power mode.
Remark: It is optional for the link to read this register when the clock is running because
all signal information will automatically be sent to the link through the RXCMD byte.
The bit allocation of this register is given in
Bit
7 to 5
4
3
2
1
0
Bit
7 to 5
4
3
2
1
0
reserved
X
R
6
Symbol
-
ID_GND
SESS_END
SESS_VALID
VBUS_VALID
HOST_DISCON
Symbol
-
ID_GND_F
SESS_END_F
SESS_VALID_F
VBUS_VALID_F
HOST_DISCON_F
USB_INTR_EN_F - USB interrupt enable falling register (address R = 10h to 12h,
W = 10h, S = 11h, C = 12h) bit description
USB_INTR_STAT - USB interrupt status register (address R = 13h) bit description
Table
X
R
5
Rev. 02 — 21 January 2009
40) indicates the current value of the interrupt source signal.
Description
reserved
ID ground fall: Enables interrupts and RXCMDs for logic 1 to
logic 0 transitions on ID_GND.
Session end fall: Enables interrupts and RXCMDs for logic 1 to
logic 0 transitions on SESS_END.
Session valid fall: Enables interrupts and RXCMDs for logic 1 to
logic 0 transitions on SESS_VLD.
V
logic 0 transitions on A_VBUS_VLD.
Host disconnect fall: Enables interrupts and RXCMDs for logic 1
to logic 0 transitions on HOST_DISCON.
Description
reserved
ID ground: Reflects the current state of the ID detector circuit.
Session end: Reflects the current value of the session end
voltage comparator.
Session valid: Reflects the current value of the session valid
voltage comparator.
V
comparator.
Host disconnect: Reflects the current value of the host
disconnect detector.
ID_GND
BUS
BUS
R
4
0
valid fall: Enables interrupts and RXCMDs for logic 1 to
valid: Reflects the current value of the V
SESS_
Table
END
R
3
0
42.
SESS_
VALID
ULPI Hi-Speed USB transceiver
R
2
0
© ST-NXP Wireless 2009. All rights reserved.
VBUS_
VALID
R
1
0
BUS
ISP1705
valid voltage
DISCON
HOST_
R
0
0
59 of 89

Related parts for ISP1705AETTM