AM29LV010B-70JI Spansion Inc., AM29LV010B-70JI Datasheet
AM29LV010B-70JI
Specifications of AM29LV010B-70JI
Related parts for AM29LV010B-70JI
AM29LV010B-70JI Summary of contents
Page 1
... For More Information Please contact your local sales office for additional information about Spansion memory solutions. Publication Number 22140 Revision D Amendment 7 Am29LV010B Cover Sheet Issue Date February 24, 2009 ...
Page 2
... This page left intentionally blank Am29LV010B 22140_D7 February 24, 2009 ...
Page 3
... DATA SHEET Am29LV010B 1 Megabit (128 K x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory This product has been retired and is not recommended for designs. Please contact a Spansion representative for alternates. Availability of this document is retained for reference and historical purposes only. DISTINCTIVE CHARACTERISTICS ❥ ...
Page 4
... GENERAL DESCRIPTION The Am29LV010B Mbit, 3.0 Volt-only Flash memory device organized as 131,072 bytes. The Am29LV010B has a uniform sector architecture. The device is offered in 32-pin PLCC and 32-pin TSOP packages. The byte-wide (x8) data appears on DQ7-DQ0. All read, erase, and program operations are accomplished using only a single power supply ...
Page 5
... Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 6 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . . 7 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9 Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 10 Table 1. Am29LV010B Device Bus Operations .............................. 10 Requirements for Reading Array Data ................................... 10 Writing Commands/Command Sequences ............................ 10 Program and Erase Operation Status .................................... 11 Standby Mode ........................................................................ 11 Automatic Sleep Mode ........................................................... 11 Output Disable Mode .............................................................. 11 Table 2 ...
Page 6
... Command Register CE# OE# V Detector CC A0–A16 2.7–3 Sector Switches Erase Voltage Generator PGM Voltage Generator Chip Enable Output Enable Logic STB Timer Am29LV010B Am29LV010B -70 - – DQ0 DQ7 Input/Output Buffers Data STB Latch Y-Decoder Y-Gating Cell Matrix X-Decoder 22140D7 February 24, 2009 ...
Page 7
... CONNECTION DIAGRAMS A11 A13 4 5 A14 WE A16 10 A15 11 A12 February 24, 2009 22140D7 32-Pin Standard TSOP PLCC DQ0 Am29LV010B OE# 32 A10 31 CE# 30 DQ7 29 28 DQ6 27 DQ5 26 DQ4 25 DQ3 DQ2 23 DQ1 22 DQ0 A14 A13 A8 A9 A11 OE# A10 CE# DQ7 7 ...
Page 8
... DQ0–DQ7=8 data inputs/outputs CE# = Chip enable OE# = Output enable WE# = Write enable V = 3.0 volt-only single power supply CC (see Product Selector Guide for speed options and voltage supply tolerances Device ground Pin not connected internally LOGIC SYMBOL 17 A0–A16 CE# OE# WE# Am29LV010B 8 DQ0–DQ7 22140D7 February 24, 2009 ...
Page 9
... Megabit (128 K x 8-Bit) CMOS Flash Memory 3.0 Volt-only Read, Program and Erase Valid Combinations AM29LV010B-55 EC, ED, EI, EF, EE, EK AM29LV010B-70 JC, JD, JI, JF, JE, JK AM29LV010B-90 February 24, 2009 22140D7 TEMPERATURE RANGE C= Commercial (0°C to +70°C) D= Commercial (0°C to +70°C) with Pb-free package ° ...
Page 10
... The command register itself does not occupy any addressable memory loca- tion. The register is composed of latches that store the commands, along with the address and data informa- tion needed to execute the command. The contents of Table 1. Am29LV010B Device Bus Operations Operation Read Write Standby ...
Page 11
... OE# input. The device enters the CMOS standby mode when the ± 0.3 V. (Note that this is a more CE# pin is held restricted voltage range than CE# is held Table 2. Am29LV010B Uniform Sector Address Table Sector A16 SA0 0 SA1 0 SA2 0 ...
Page 12
... When using programming equipment, the autoselect mode requires V (11 12 address pin ID A9. Address pins A6, A1, and A0 must be as shown in Table 3. Am29LV010B Autoselect Codes Description CE# Manufacturer ID: AMD L Device ID: Am29LV010B L Sector Protection Verification ...
Page 13
... The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or tim- ings. The device automatically provides internally Am29LV010B ID 13 ...
Page 14
... Any commands wr itten to the chip dur ing the Embedded Erase algorithm are ignored. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity. Am29LV010B START Write Program Command Sequence Data Poll from System ...
Page 15
... The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the Am29LV010B 15 ...
Page 16
... START Write Erase Command Sequence Data Poll from System No Data = FFh? Erasure Completed Notes: 1. See Table 4 for erase command sequence. 2. See “DQ3: Sector Erase Timer” for more information. Figure 2. Erase Operation Am29LV010B Embedded Erase algorithm in progress Yes 22140D7 February 24, 2009 ...
Page 17
... Command Definitions Table 4. Am29LV010B Command Definitions Command Sequence First (Note 1) Addr Read (Note Reset (Note 6) 1 XXX Manufacturer ID 4 555 Device ID, 4 555 Am29LV010B Sector Protect 4 555 Verify (Note 8) Byte Program 4 555 Unlock Bypass 3 555 Unlock Bypass Program 2 XXX (Note 9) Unlock Bypass Reset ...
Page 18
... During chip erase, a valid address is any non-protected sector address. 2. DQ7 should be rechecked even if DQ5 = “1” because DQ7 may change simultaneously with DQ5. Figure 3. Data# Polling Algorithm Am29LV010B Yes Yes PASS 22140D7 February 24, 2009 ...
Page 19
... Table 5 shows the outputs for Toggle Bit I on DQ6. Figure 4 shows the toggle bit algorithm. Figure 15 in the “AC Characteristics” section shows the toggle bit timing diagrams. Figure 16 shows the differences between DQ2 and DQ6 in graphical form. See also the subsec- tion on DQ2: Toggle Bit II. Am29LV010B 19 ...
Page 20
... DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 5 shows the outputs for DQ3. Am29LV010B 22140D7 February 24, 2009 ...
Page 21
... DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details. February 24, 2009 22140D7 Table 5. Write Operation Status DQ7 (Note 2) DQ6 DQ7# Toggle 0 Toggle 1 No toggle Data Data DQ7# Toggle Am29LV010B DQ5 DQ2 (Note 1) DQ3 (Note 2) 0 N/A No toggle 0 1 Toggle 0 N/A Toggle Data Data ...
Page 22
... CC V for full voltage range . . . . . . . . . . . +2 3 Operating ranges define those limits between which the func- tionality of the device is guaranteed +0.8 V –0 –2.0 V Figure 5. Maximum Negative +0.5 V. During +2 +0.5 V 2.0 V Figure 6. Maximum Positive Am29LV010B Overshoot Waveform Overshoot Waveform 22140D7 February 24, 2009 ...
Page 23
... V CE ± 0 ± 4.0 mA min I = –2 min I = –100 µ min max Am29LV010B Min Typ Max Unit ±1.0 µA 35 µA ±1.0 µ 0.2 5 µA 0.2 5 µA –0 11.5 12 – 0.4 2.3 2 ns. Typical sleep mode ...
Page 24
... Zero Power Flash 500 1000 Note:Addresses are switching at 1 MHz Figure 7. I Current vs. Time (Showing Active and Automatic Sleep Currents) CC1 Note ° 1500 2000 2500 Time Frequency in MHz Figure 8. I vs. Frequency CC1 Am29LV010B 3000 3500 4000 3 22140D7 February 24, 2009 ...
Page 25
... Input Rise and Fall Times Input Pulse Levels Input timing measurement reference levels Output timing measurement reference levels INPUTS Steady Changing from Changing from Does Not Apply Center Line is High Impedance State (High Z) Measurement Level Am29LV010B -70, -55 -90 Unit 1 TTL gate L 30 100 0.0–3 ...
Page 26
... Not 100% tested. 2. See Figure 9 and Table 6 for test specifications. Addresses CE# OE# WE# Outputs Test Setup Read Toggle and Data# Polling t RC Addresses Stable t ACC OEH t CE HIGH Z Figure 11. Read Operations Timings Am29LV010B Speed Options -55 -70 -90 Unit Min Max Max Max Max ...
Page 27
... Setup Time (Note 1) VCS CC Notes: 1. Not 100% tested. 2. See the “Erase and Programming Performance” Section for more information. February 24, 2009 22140D7 -55 Min 55 Min Min 45 Min 20 Min Min Min Min Min Min 30 Min 30 Typ Typ Min Am29LV010B Speed Options -70 -90 Unit ...
Page 28
... Program Command Sequence (last two cycles Addresses 555h CE# OE# WE Data VCS Note program address program data WPH A0h is the true data at the program address. OUT Figure 12. Program Operation Timings Am29LV010B Read Status Data (last two cycles WHWH1 D Status OUT 22140D7 February 24, 2009 ...
Page 29
... SA = sector address (for Sector Erase Valid Address for reading status data (see “Write Operation Status”). Figure 13. Chip/Sector Erase Operation Timings February 24, 2009 22140D7 555h for chip erase WPH t DH 55h 30h 10 for Chip Erase Am29LV010B Read Status Data WHWH2 In Complete Progress 29 ...
Page 30
... Figure 15. Toggle Bit Timings (During Embedded Algorithms Complement Complement Status Data Status Data Valid Status Valid Status (first read) (second read) Am29LV010B VA High Z Valid Data True High Z Valid Data True VA VA Valid Status Valid Data (stops toggling) 22140D7 February 24, 2009 ...
Page 31
... See the “Erase and Programming Performance” Section for more information. February 24, 2009 22140D7 Enter Erase Suspend Program Erase Erase Suspend Suspend Read Program Figure 16. DQ2 vs. DQ6 Min Min Min Min Min Min Min Min Min Min Min Typ Typ Am29LV010B Erase Resume Erase Erase Complete Read Speed Options -55 -70 -90 Unit ...
Page 32
... Typ (Note 1) Max (Note 3) 0 300 1.1 3.3 ° 2.7 V, 1,000,000 cycles. CC Am29LV010B PA DQ7# D OUT Unit Comments s Excludes 00h programming prior to erasure (Note 4) s µs Excludes system level overhead (Note 1,000,000 cycles. Additionally, ...
Page 33
... Minimum Pattern Data Retention Time February 24, 2009 22140D7 Min –1.0 V –1.0 V –100 mA = 3.0 V, one pin at a time. CC Test Setup OUT Test Setup OUT Test Conditions 150°C 125°C Am29LV010B Max 13 1 +100 mA Typ Max Unit 6 7 Typ Max Unit Min ...
Page 34
... PHYSICAL DIMENSIONS PL 032—32-Pin Plastic Leaded Chip Carrier Am29LV010B Dwg rev AH; 10/99 22140D7 February 24, 2009 ...
Page 35
... PHYSICAL DIMENSIONS* TS 032—32-Pin Standard Thin Small Outline Package * For reference only. BSC is an ANSI standard for Basic Space Centering February 24, 2009 22140D7 Am29LV010B Dwg rev AA; 10/99 35 ...
Page 36
... Revision A (April 1998) Split the Am29LV001B/Am29LV010B data sheet into separate documents. The Am29LV001B data sheet retains publication number 21557B and later; the Am29LV010B data sheet has been reassigned publica- tion number 22140. Valid Combinations Changes since publication number 21557A was released: deleted the “R” designation from the 55 ns option ...
Page 37
... Spansion LLC in the US and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners ® ® , the Spansion Logo, MirrorBit , MirrorBit Am29LV010B ® ™ ™ Eclipse , ORNAND , 22140D7 February 24, 2009 ...