MT36VDDF25672Y-40BF3 Micron Technology Inc, MT36VDDF25672Y-40BF3 Datasheet

no-image

MT36VDDF25672Y-40BF3

Manufacturer Part Number
MT36VDDF25672Y-40BF3
Description
MODULE DDR SDRAM 2GB 184DIMM
Manufacturer
Micron Technology Inc
Series
-r
Datasheet

Specifications of MT36VDDF25672Y-40BF3

Main Category
DRAM Module
Sub-category
DDR SDRAM
Module Type
184RDIMM
Device Core Size
72b
Organization
256Mx72
Total Density
2GByte
Chip Density
512Mb
Maximum Clock Rate
400MHz
Operating Supply Voltage (typ)
2.5V
Operating Current
3.6A
Number Of Elements
36
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.3V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Pin Count
184
Mounting
Socket
Memory Type
DDR SDRAM
Memory Size
2GB
Speed
400MT/s
Features
-
Package / Case
184-RDIMM
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT36VDDF25672Y-40BF3
Manufacturer:
IXYS
Quantity:
219
DDR SDRAM RDIMM
MT36VDDF12872 – 1GB
MT36VDDF25672 – 2GB
For component data sheets, refer to Micron’s Web site:
Features
• 184-pin, registered dual in-line memory module
• Tall- and standard-height PCB options
• Fast data transfer rates: PC2100, PC2700, or PC3200
• 1GB (128 Meg x 72) and 2GB (256 Meg x 72)
• Supports ECC error detection and correction
• V
• V
• 2.5V I/O (SSTL_2-compatible)
• Internal, pipelined double data rate (DDR)
• Bidirectional data strobe (DQS) transmitted/
• Differential clock inputs (CK and CK#)
• Multiple internal device banks for concurrent
• Dual rank
• Selectable burst lengths (BL): 2, 4, or 8
• Auto precharge option
• Auto refresh and self refresh modes: 7.8125µs
• Serial presence-detect (SPD) with EEPROM
• Selectable CAS latency (CL) for maximum
• Gold edge contacts
184-Pin RDIMM Figures
Figure 1:
PDF: 09005aef80772fd2/Source: 09005aef8075ebf6
DDF36C128_256x72.fm - Rev. G 9/08 EN
PCB height: 43.18mm (1.7in)
(RDIMM)
(-40B V
2n-prefetch architecture
received with data—that is, source-synchronous
data capture
operation
maximum average periodic refresh interval
compatibility
DD
DDSPD
= V
DD
DD
= +2.3V to +3.6V
Q = +2.5V
= V
Tall-Height Layout – 1GB, 2GB
(MO-206-EA)
Products and specifications discussed herein are subject to change by Micron without notice.
DD
Q = +2.6V)
1GB, 2GB (x72, ECC, DR) 184-Pin DDR SDRAM RDIMM
www.micron.com
1
Figure 2:
Figure 3:
PCB height: 30.48mm (1.2in)
Notes: 1. Contact Micron for industrial temperature
PCB height: 30.48mm (1.2in)
Options
• Operating temperature
• Package
• Memory clock, speed, CAS latency
– Commercial (0°C ≤ T
– Industrial (–40°C ≤ T
– 184-pin DIMM (standard)
– 184-pin DIMM (Pb-free)
– 5.0ns (200 MHz), 400 MT/s, CL = 3
– 6.0ns (166 MHz), 333 MT/s, CL = 2.5
– 7.5ns (133 MHz), 266 MT/s, CL = 2
– 7.5ns (133 MHz), 266 MT/s, CL = 2
– 7.5ns (133 MHz), 266 MT/s, CL = 2.5
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2. CL = CAS (READ) latency; registered mode
module offerings.
adds one clock cycle to CL.
Standard-Height Layout – 1GB
Standard-Height Layout – 2GB
(MO-206-CA R/C D)
(MO-206-CA R/C D)
A
A
1
≤ +85°C)
≤ +70°C)
©2002 Micron Technology, Inc. All rights reserved.
2
Marking
Features
None
-40B
-335
-262
-26A
-265
G
Y
I

Related parts for MT36VDDF25672Y-40BF3

MT36VDDF25672Y-40BF3 Summary of contents

Page 1

... MT36VDDF12872 – 1GB MT36VDDF25672 – 2GB For component data sheets, refer to Micron’s Web site: Features • 184-pin, registered dual in-line memory module (RDIMM) • Tall- and standard-height PCB options • Fast data transfer rates: PC2100, PC2700, or PC3200 • 1GB (128 Meg x 72) and 2GB (256 Meg x 72) • ...

Page 2

... RCD and RP for -335 modules show 18ns to align with industry specifications; 1GB 8K 8K (A0–A12) 4 (BA0, BA1) 256Mb (64 Meg (A0–A9, A11) 2 (S0#, S1#) 1 256Mb DDR SDRAM Module Configuration Bandwidth 1GB 128 Meg ...

Page 3

... MT36VDDF25672G-335__ MT36VDDF25672Y-335__ MT36VDDF25672G-262__ MT36VDDF25672G-26A__ MT36VDDF25672G-265__ MT36VDDF25672Y-265__ Notes: 1. Data sheets for the base devices can be found on Micron’s Web site. 2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT36VDDF12872Y-335G3. ...

Page 4

Pin Assignments and Descriptions Table 5: Pin Assignments 184-Pin DDR RDIMM Front Pin Symbol Pin Symbol Pin Symbol Pin Symbol DQ17 47 REF 2 DQ0 25 DQS2 DQ1 ...

Page 5

... Power supply: +2.5V ±0.2V (-40B: +2.6V ±0.1V). Supply SPD EEPROM power supply: +2.3V to +3.6V. Supply SSTL_2 reference voltage (V Supply Ground. – No connect: These pins are not connected on the module. 5 Pin Assignments and Descriptions 2 C bus. /2). DD Micron Technology, Inc., reserves the right to change products or specifications without notice. ...

Page 6

Functional Block Diagrams Figure 4: Functional Block Diagram – Tall-Height Layout (1GB, 2GB) S1# S0# DQS0 DQ0 DQ1 DQ2 DQ3 DQS9 DQ4 DQ5 DQ6 DQ7 DQS1 DQ8 DQ9 DQ10 DQ11 DQS10 DQ12 DQ13 DQ14 DQ15 DQS8 CB0 CB1 CB2 CB3 ...

Page 7

Figure 5: Functional Block Diagram – Standard-Height Layout (1GB) S1# S0# DQS0 DQ0 DQ DQ1 DQ DQ2 DQ DQ3 DQ DQS9 DQ DQ4 DQ5 DQ DQ DQ6 DQ7 DQ DQS1 DQ8 DQ DQ9 DQ DQ10 DQ DQ DQ11 DQS10 DQ ...

Page 8

Figure 6: Functional Block Diagram – Standard-Height Layout (2GB) S1# S0# DQS0 DQ0 DQ1 DQ2 DQ3 DQS9 DQ4 DQ5 DQ6 DQ7 DQS1 DQ8 DQ9 DQ10 DQ11 DQS10 DQ12 DQ13 DQ14 DQ15 DQS8 CB0 CB1 CB2 CB3 DQS2 DQ16 DQ17 DQ18 ...

Page 9

... DDR SDRAM devices on the following rising clock edge (data access is delayed by one clock cycle). A phase-lock loop (PLL) on the module receives and redrives the differ- ential clock signals (CK, CK#) to the DDR SDRAM devices. The register(s) and PLL reduce control, command, address, and clock signals loading by isolating DRAM from the system controller ...

Page 10

... Electrical Specifications Stresses greater than those listed in Table 7 may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated on the device data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability ...

Page 11

... Micron encourages designers to simulate the signal characteristics of the system’s memory bus to ensure adequate signal integrity of the entire memory system. Power Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained. ...

Page 12

... RC = inputs change only during active READ or WRITE commands Notes: 1. Value calculated as one module rank in this operating condition; all other module ranks are Value calculated reflects all module ranks in this operating condition. PDF: 09005aef80772fd2/Source: 09005aef8075ebf6 DDF36C128_256x72.fm - Rev. G 9/08 EN 1GB, 2GB (x72, ECC, DR) 184-Pin DDR SDRAM RDIMM ...

Page 13

... Operating bank interleave read current: Four device bank interleaving reads ( with auto precharge; and control inputs change only during active READ or WRITE commands Notes: 1. Value calculated as one module rank in this operating condition; all other module ranks are Value calculated reflects all module ranks in this operating condition. PDF: 09005aef80772fd2/Source: 09005aef8075ebf6 DDF36C128_256x72 ...

Page 14

... (MIN); Address and control inputs change only during active READ or WRITE commands Notes: 1. Value calculated as one module rank in this operating condition; all other module ranks are Value calculated reflects all module ranks in this operating condition. PDF: 09005aef80772fd2/Source: 09005aef8075ebf6 DDF36C128_256x72.fm - Rev. G 9/08 EN ...

Page 15

... Timing and switching specifications for the register listed above are critical for proper oper- ation of the DDR SDRAM RDIMMs. These are meant subset of the parameters for the specific device used on the module. Detailed information for this register is available in JEDEC Standard JESD82. ...

Page 16

Table 13: PLL Specifications CVF857 device or equivalent JESD82-1A Parameter DC high-level input voltage DC low-level input voltage Input voltage (limits) Input differential-pair cross voltage Input differential voltage Input differential voltage Input current Dynamic supply current Dynamic supply current Dynamic ...

Page 17

Serial Presence-Detect Table 15: Serial Presence-Detect EEPROM DC Operating Conditions Parameter/Condition Supply voltage Input high voltage: Logic 1; All inputs Input low voltage: Logic 0; All inputs Output low voltage 3mA OUT Input leakage current GND ...

Page 18

... TYP Back view U21 U22 U23 U24 U25 U32 U31 U33 U40 Micron Technology, Inc., reserves the right to change products or specifications without notice. 18 Module Dimensions U8 U9 U10 U39 43.31 (1.705) 43.05 (1.695) U16 U17 U18 17.78 (0.7) TYP 10.0 (0.394) TYP 49 ...

Page 19

... TYP TYP 120.65 (4.75) TYP Back view U27 U25 U26 U28 U29 U30 U37 U36 U38 73.28 (2.88) TYP 19 Module Dimensions U9 U10 U11 U12 30.61 (1.205) 30.35 (1.195) U18 U20 17.78 (0.7) U19 TYP 10.0 (0.394) TYP 49.53 (1.95) Pin 92 TYP ...

Page 20

... U24 U25 U27 U28 U26 U34 U35 U37 U38 U36 73.28 (2.88) TYP ® their respective owners. characterization sometimes occur. 20 Module Dimensions U8 U9 U10 30.61 (1.205) 30.35 (1.195) U18 U20 U19 17.78 (0.7) TYP 10.0 (0.394) TYP 49.53 (1.95) Pin 92 TYP ...

Related keywords