LPC47N267-MV Standard Microsystems (SMSC), LPC47N267-MV Datasheet

no-image

LPC47N267-MV

Manufacturer Part Number
LPC47N267-MV
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LPC47N267-MV

Pin Count
100
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC47N267-MV
Manufacturer:
Microchip Technology
Quantity:
10 000
PRODUCT FEATURES
SMSC LPC47N267
3.3 Volt Operation (5V tolerant)
Programmable Wakeup Event Interface
SMI Support (IO_SMI# Pin)
GPIOs (29)
Four IRQ Input Pins
X-Bus Interface
XNOR Chain
PC99 and ACPI 1.0b Compliant
100-pin STQFP Package
Intelligent Auto Power Management
2.88MB Super I/O Floppy Disk Controller
Floppy Disk Available on Parallel Port Pins (ACPI
Enhanced Digital Data Separator
(IO_PME# Pin)
— Supports up to 4 external components
— Supports I/O cycles (No Memory Support)
— 8-Bit Data Transfer
— 16-Bit Address Qualification
— Write Protection for each component
— Licensed CMOS 765B Floppy Disk Controller
— Software and Register Compatible with SMSC's
— Supports One Floppy Drive Directly
— Configurable Open Drain/Push-Pull Output Drivers
— Supports Vertical Recording Format
— 16-Byte Data FIFO
— 100% IBM Compatibility
— Detects All Overrun and Underrun Conditions
— Sophisticated Power Control Circuitry (PCC) Including
— DMA Enable Logic
— Data Rate and Drive Control Registers
— Swap Drives A and B
— Non-Burst Mode DMA Option
— 48 Base I/O Address, 15 IRQ and 3 DMA Options
— Forceable Write Protect and Disk Change Controls
Compliant)
— 2 Mbps, 1 Mbps, 500 Kbps, 300 Kbps, 250 Kbps Data
— Programmable Precompensation Modes
Proprietary 82077AA Compatible Core
Multiple Powerdown Modes for Reduced Power
Consumption
Rates
PRODUCT PREVIEW
Serial Ports
Infrared Communications Controller
Multi-Mode Parallel Port with ChiProtect
LPC Bus Host Interface
Mechanical Package
— Two Full Function Serial Ports
— High Speed NS16C550 Compatible UARTs with
— Supports 230k and 460k Baud
— Programmable Baud Rate Generator
— Modem Control Circuitry
— IrDA v1.2 (4Mbps), HPSIR, ASKIR, Consumer IR
— 2 IR Ports
— 96 Base I/O Address, 15 IRQ Options and 3 DMA
— Standard Mode IBM PC/XT, PC/AT, and PS/2
— Enhanced Parallel Port (EPP) Compatible - EPP 1.7
— IEEE 1284 Compliant Enhanced Capabilities Port
— ChiProtect Circuitry for Protection Against Damage Due
— 192 Base I/O Address, 15 IRQ and 3 DMA Options
— Multiplexed Command, Address and Data Bus
— 8-Bit I/O Transfers
— 8-Bit DMA Transfers
— 16-Bit Address Qualification
— Serial IRQ Interface Compatible with Serialized IRQ
— PCI nCLKRUN Support
— Power Management Event (IO_PME#) Interface Pin
— 100 pin STQFP (12mm x 12mm body size)
100 Pin LPC Super I/O
with X-Bus Interface
LPC47N267
Send/Receive 16-Byte FIFOs
Support
Options
Compatible Bidirectional Parallel Port
and EPP 1.9 (IEEE 1284 Compliant)
(ECP)
to Printer Power-On
Support for PCI Systems
Revision 06-12-08
Data Brief

Related parts for LPC47N267-MV

LPC47N267-MV Summary of contents

Page 1

... Floppy Disk Available on Parallel Port Pins (ACPI Compliant) Enhanced Digital Data Separator — 2 Mbps, 1 Mbps, 500 Kbps, 300 Kbps, 250 Kbps Data Rates — Programmable Precompensation Modes SMSC LPC47N267 LPC47N267 100 Pin LPC Super I/O with X-Bus Interface Serial Ports — Two Full Function Serial Ports — ...

Page 2

... ORDER NUMBER(S): LPC47N267-MN FOR 100 PIN, STQFP PACKAGE 80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123 Copyright © 2008 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given ...

Page 3

... Pin LPC Super I/O with X-Bus Interface General Description The SMSC LPC47N267 and ACPI 1.0 compliant Super I/O Controller. The LPC47N267 implements an LPC interface, a pin reduced ISA interface, for supported I/O and DMA cycles. In addition, this part includes an X-Bus interface that may be accessed through the LPC interface for supported I/O cycles (memory cycles are not supported by this device) ...

Page 4

... COMPENSATION FLOPPY DISK CONTROLLER RCLOCK CORE RDATA nTRK0, nWDATA nRDATA nDSKCHG, nINDEX, nWRTPRT, nRDATA Figure 1 LPC47N267 Block Diagram 4 PRODUCT PREVIEW 100 Pin LPC Super I/O with X-Bus Interface PD[0:7], MULTI- BUSY, SLCT, MODE PE, nERROR, nACK PARALLEL PORT/FDC MUX nSLCTIN, nALF nINIT, nSTROBE ...

Page 5

... Details of pin 1 identifier are optional but must be located within the zone indicated 4 Dimension for foot length L measured at the gauge plane 0.25 mm above the seating plane. 5 Shoulder widths must conform to JEDEC MS-026 dimension ' minimum of 0.20mm SMSC LPC47N267 MAX 1.60 Overall Package Height 0.15 Standoff 1 ...

Related keywords