ISP1760ET,557 NXP Semiconductors, ISP1760ET,557 Datasheet - Page 88

no-image

ISP1760ET,557

Manufacturer Part Number
ISP1760ET,557
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1760ET,557

Package Type
TFBGA
Pin Count
128
Lead Free Status / RoHS Status
Compliant
NXP Semiconductors
Table 86.
V
[1]
Table 87.
V
ISP1760_4
Product data sheet
Symbol
V
V
V
V
Input levels for full-speed and low-speed
V
V
V
V
V
Output levels for full-speed and low-speed
V
V
V
V
Symbol
V
CC(I/O)
CC(I/O)
HSOH
HSOL
CHIRPJ
CHIRPK
IH
IHZ
IL
DI
CM
OH
OL
OSE1
CRS
IH
The HS termination resistor is disabled, and the pull-up resistor is connected. Only during reset, when both the hub and the device are
capable of the high-speed operation.
= 1.65 V to 3.6 V; T
= 1.65 V to 3.6 V; T
Parameter
high-speed data signaling
HIGH-level voltage
high-speed data signaling
LOW-level voltage
Chirp J level (differential voltage)
Chirp K level (differential voltage)
HIGH-level input voltage
HIGH-level input voltage (floating)
LOW-level input voltage
differential input sensitivity
differential common mode voltage
range
HIGH-level output voltage
LOW-level output voltage
SE1 output voltage
output signal crossover voltage
Static characteristics: USB interface block (pins DM1 to DM3 and DP1 to DP3)
Static characteristics: REF5V
Parameter
HIGH-level input voltage
amb
amb
= 40 C to +85 C; unless otherwise specified.
= 40 C to +85 C; unless otherwise specified.
Conditions
Conditions
Rev. 04 — 4 February 2008
V
DP
V
DM
Embedded Hi-Speed USB host controller
Min
360
700
2.0
2.7
-
0.2
0.8
2.8
0
0.8
1.3
Min
-
10
900
[1]
[1]
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
Typ
5
…continued
Max
440
+10
1100
-
3.6
0.8
-
2.5
3.6
0.3
-
2.0
Max
-
© NXP B.V. 2008. All rights reserved.
500
ISP1760
Unit
mV
mV
mV
mV
V
V
V
V
V
V
V
V
V
Unit
V
87 of 110

Related parts for ISP1760ET,557