ISP1760ET,557

Manufacturer Part NumberISP1760ET,557
ManufacturerNXP Semiconductors
ISP1760ET,557 datasheet
 


Specifications of ISP1760ET,557

Package TypeTFBGAPin Count128
Lead Free Status / RoHS StatusCompliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
Page 109/111

Download datasheet (570Kb)Embed
PrevNext
NXP Semiconductors
24. Figures
Fig 1.
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
Fig 2.
Pin configuration (LQFP128); top view . . . . . . . . .5
Fig 3.
Pin configuration (TFBGA128); top view . . . . . . . .5
Fig 4.
Internal hub . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Fig 5.
ISP1760 clock scheme . . . . . . . . . . . . . . . . . . . .14
Fig 6.
Memory segmentation and access block
diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
Fig 7.
Adjusting analog overcurrent detection limit
(optional) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
Fig 8.
ISP1760 power supply connection. . . . . . . . . . . .26
Fig 9.
Most commonly used power supply connection .26
Fig 10. Hybrid mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
Fig 11. Internal power-on reset timing . . . . . . . . . . . . . . .28
Fig 12. Clock with respect to the external
power-on reset . . . . . . . . . . . . . . . . . . . . . . . . . . .28
Fig 13. NextPTD traversal rule. . . . . . . . . . . . . . . . . . . . .58
Fig 14. USB source differential data-to-EOP
transition skew and EOP width . . . . . . . . . . . . . .89
Fig 15. Register or memory write. . . . . . . . . . . . . . . . . . .90
Fig 16. Register read . . . . . . . . . . . . . . . . . . . . . . . . . . . .91
Fig 17. Register access . . . . . . . . . . . . . . . . . . . . . . . . . .91
Fig 18. Memory read . . . . . . . . . . . . . . . . . . . . . . . . . . . .92
Fig 19. DMA read (single cycle). . . . . . . . . . . . . . . . . . . .93
Fig 20. DMA write (single cycle) . . . . . . . . . . . . . . . . . . .94
Fig 21. DMA read (multi-cycle burst) . . . . . . . . . . . . . . . .95
Fig 22. DMA write (multi-cycle burst) . . . . . . . . . . . . . . . .96
Fig 23. Package outline SOT425-1 (LQFP128) . . . . . . . .97
Fig 24. Package outline SOT857-1 (TFBGA128). . . . . . .98
Fig 25. Temperature profiles for large and small
components . . . . . . . . . . . . . . . . . . . . . . . . . . . .101
ISP1760_4
Product data sheet
Embedded Hi-Speed USB host controller
Rev. 04 — 4 February 2008
ISP1760
© NXP B.V. 2008. All rights reserved.
108 of 110